A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures

被引:3
|
作者
Kojima, Takuya [1 ]
Amano, Hideharu [1 ]
机构
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa, Japan
关键词
D O I
10.1109/FPL.2018.00048
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a novel configuration data compression technique for coarse-grained reconfigurable architectures (CGRAs). The proposed technique is based on a multicast configuration technique called RoMultiC, which reduces the configuration time by multicasting the same data to multiple PEs(Processing Elements) with two bit-maps. Scheduling algorithms for an optimizing the order of multicasting have been proposed. In general, configuration data for CGRAs can be divided into some fields like machine code formats. The proposed scheme confines a part of fields for multicasting so that the possibility of multicasting more PEs can be increased. This paper analyzes algorithms to find a configuration pattern which maximizes the number of multicasted PEs. We implemented the proposed scheme to CMA (Cool Mega Array), a straight forward CGRA as a case study. Experimental results show that the proposed method achieves 40.0% smaller configuration for an image processing application at maximum. Furthermore, it achieves 35.6% reduction of the power consumption for the configuration with a negligible area overhead.
引用
收藏
页码:239 / 242
页数:4
相关论文
共 50 条
  • [41] A Template-based Framework for Exploring Coarse-Grained Reconfigurable Architectures
    Podobas, Artur
    Sano, Kentaro
    Matsuoka, Satoshi
    [J]. 2020 IEEE 31ST INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2020), 2020, : 1 - 8
  • [42] Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures
    Liu, Dajiang
    Yin, Shouyi
    Peng, Yu
    Liu, Leibo
    Wei, Shaojun
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2581 - 2594
  • [43] Edge-centric Modulo Scheduling for Coarse-Grained Reconfigurable Architectures
    Park, Hyunchul
    Fan, Kevin
    Mahlke, Scott
    Oh, Taewook
    Kim, Heeseok
    Kim, Hong-seok
    [J]. PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 166 - 176
  • [44] Efficient Mapping of CDFG onto Coarse-Grained Reconfigurable Array Architectures
    Das, Satyajit
    Martin, Kevin J. M.
    Coussy, Philippe
    Rossi, Davide
    Benini, Luca
    [J]. 2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 127 - 132
  • [45] Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures
    Yin, Shouyi
    Yao, Xianqing
    Liu, Dajiang
    Liu, Leibo
    Wei, Shaojun
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1895 - 1908
  • [46] Interconnect architectures for modulo-scheduled coarse-grained reconfigurable arrays
    Wilton, SJE
    Kafafi, N
    Mei, BF
    Vernalde, S
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 33 - 40
  • [47] Resource-Saving Compile Flow for Coarse-Grained Reconfigurable Architectures
    Zhao, Zhongyuan
    Sheng, Weiguang
    Jing, NaiFeng
    He, Weifeng
    Mao, ZhiGang
    [J]. 2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [48] Hands-On Tutorial Coarse-Grained Reconfigurable Architectures - Compilation and Exploration
    Vander Aa, Tom
    Theocharis, Panagiotis
    [J]. CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 575 - 575
  • [49] Recurrence Cycle Aware Modulo Scheduling for Coarse-Grained Reconfigurable Architectures
    Oh, Tacwook
    Egger, Bernhard
    Park, Hyunchul
    Mahlke, Scott
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (07) : 21 - 30
  • [50] Fast communication mechanisms in coarse-grained dynamically reconfigurable array architectures
    Becker, J
    Glesner, M
    Alsolaim, A
    Starzyk, J
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 181 - 187