A Configuration Data Multicasting Method for Coarse-Grained Reconfigurable Architectures

被引:3
|
作者
Kojima, Takuya [1 ]
Amano, Hideharu [1 ]
机构
[1] Keio Univ, Dept Informat & Comp Sci, Yokohama, Kanagawa, Japan
关键词
D O I
10.1109/FPL.2018.00048
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a novel configuration data compression technique for coarse-grained reconfigurable architectures (CGRAs). The proposed technique is based on a multicast configuration technique called RoMultiC, which reduces the configuration time by multicasting the same data to multiple PEs(Processing Elements) with two bit-maps. Scheduling algorithms for an optimizing the order of multicasting have been proposed. In general, configuration data for CGRAs can be divided into some fields like machine code formats. The proposed scheme confines a part of fields for multicasting so that the possibility of multicasting more PEs can be increased. This paper analyzes algorithms to find a configuration pattern which maximizes the number of multicasted PEs. We implemented the proposed scheme to CMA (Cool Mega Array), a straight forward CGRA as a case study. Experimental results show that the proposed method achieves 40.0% smaller configuration for an image processing application at maximum. Furthermore, it achieves 35.6% reduction of the power consumption for the configuration with a negligible area overhead.
引用
收藏
页码:239 / 242
页数:4
相关论文
共 50 条
  • [31] Memory Access Optimization in Compilation for Coarse-Grained Reconfigurable Architectures
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (04)
  • [32] Still Image Processing on Coarse-Grained Reconfigurable Array Architectures
    Matthias Hartmann
    Vasileios (Vassilis) Pantazis
    Tom Vander Aa
    Mladen Berekovic
    Christian Hochberger
    Journal of Signal Processing Systems, 2010, 60 : 225 - 237
  • [33] Fault Recovery Time Analysis for Coarse-Grained Reconfigurable Architectures
    Lee, Ganghee
    Cetin, Ediz
    Diessel, Oliver
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (02)
  • [34] An algorithm for mapping loops onto coarse-grained reconfigurable architectures
    Lee, JE
    Choi, K
    Dutt, ND
    ACM SIGPLAN NOTICES, 2003, 38 (07) : 183 - 188
  • [35] High-level Programming of Coarse-Grained Reconfigurable Architectures
    Zain-ul-Abdin
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 713 - 714
  • [36] Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing
    Zain-ul-Abdin
    Svensson, Bertil
    MICROPROCESSORS AND MICROSYSTEMS, 2009, 33 (03) : 161 - 178
  • [37] An Instruction-Scheduling-Aware Data Partitioning Technique for Coarse-Grained Reconfigurable Architectures
    Jang, Choonki
    Kim, Jungwon
    Lee, Jaejin
    Kim, Hee-Seok
    Yoo, Dong-Hoon
    Kim, Sukjin
    Kim, Hong-Seok
    Ryu, Soojung
    LCTES 11: PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2011 CONFERENCE ON LANGUAGES, COMPILERS, TOOLS AND THEORY FOR EMBEDDED SYSTEMS, 2011, : 151 - 160
  • [38] An Instruction-Scheduling-Aware Data Partitioning Technique for Coarse-Grained Reconfigurable Architectures
    Jang, Choonki
    Kim, Jungwon
    Lee, Jaejin
    Kim, Hee-Seok
    Yoo, Dong-Hoon
    Kim, Sukjin
    Kim, Hong-Seok
    Ryu, Soojung
    ACM SIGPLAN NOTICES, 2011, 46 (05) : 151 - 160
  • [39] Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures
    Yin, Shouyi
    Lin, Xinhan
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (11) : 3199 - 3213
  • [40] Area and delay estimation for FPGA implementation of coarse-grained reconfigurable architectures
    Yan, Leipo
    Srikanthan, Thambipillai
    Gang, Niu
    ACM SIGPLAN NOTICES, 2006, 41 (07) : 182 - 188