Transient Analysis of Crosstalk Noise Effects in SWCNT Bundle On-Chip Interconnects Using MRTD Technique

被引:0
|
作者
Gugulothu, Bhaskar [1 ]
Bhukya, Rajendra Naik [1 ]
机构
[1] Osmania Univ, Dept ECE, Univ Coll Engn A, Hyderabad, Telangana, India
关键词
SWCNTs bundle interconnects; Signal integrity; crosstalk noise; FDTD; MRTD; CARBON; DISPERSION; SINGLE; MODEL;
D O I
10.1149/2162-8777/ac2e7e
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Carbon nanotube bundles are being considered as a potential on-chip interconnect replacement for conventional copper on-chip interconnects in the nanoscale regime of recent IC technology. This paper analyzes the signal integrity analysis of CMOS gate-driven single-walled carbon nanotubes (SWCNTs) bundle on-chip interconnects. The wavelet-based numerical model Multiresolution Time Domain (MRTD) method is used for the transient analysis of SWCNTs bundles on-chip interconnects. The proposed MRTD model is used to perform transient analysis for parameters of signal integrity, peak crosstalk, and propagation delay estimations. The obtained results of the proposed MRTD model are compared with those of the conventional Finite Difference Time Domains (FDTD) model and it is validated with SPICE simulator at 32 nm technology node and also compared with multiwalled CNT (MWCNT) interconnects at 22 nm. The MRTD model results show excellent agreements to SPICE with less than 0.41% error. The elapsed CPU runtimes for the MRTD model are significantly less compared to SPICE. The MRTD model is used to interconnects the model with two and three lines and can be extended to an M-coupled line. The results of the proposed model are closely matched to those of SPICE simulations.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] Influence of resistive bridging fault oil crosstalk coupling effects in on-chip aggressor-victim interconnects
    Palit, Ajoy K.
    Duganapalli, Kishore K.
    Anheier, Walter
    21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 336 - +
  • [42] Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model
    Becer, MR
    Blaauw, D
    Zolotov, V
    Panda, R
    Hajj, IN
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 456 - 463
  • [43] Determination of critical parameters for crosstalk faults between on-chip interconnects using worst-case methods
    Vudathu, Shyam Praveen
    Duganapalli, Kishore K.
    Palit, Ajoy K.
    Laur, Rainer
    Anheier, Walter
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 267 - 271
  • [44] Large signal analysis of on-chip interconnects using transport based approach
    Wang, GF
    Qi, XN
    Yu, ZP
    Dutton, RW
    Rafferty, CS
    2000 5TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION AND EM THEORY PROCEEDINGS, 2000, : 309 - 312
  • [45] Closed-Form Delay and Crosstalk Models for RLC On-Chip Interconnects Using a Matrix Rational Approximation
    Roy, Sourajeet
    Dounavis, Anestis
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1481 - 1492
  • [46] Temperature-dependent analysis of Crosstalk noise in Capacitively Coupled Interconnects for Mixed Carbon Nanotubes Bundle
    Sharma, Manvi
    Rai, Mayank Kumar
    Khanna, Rajesh
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2549 - 2553
  • [47] An Energy-Efficient Crosstalk Reduction Strategy for On-Chip Buses Using Carbon-Based Transistors and Interconnects
    Azimi, Parastoo
    Moaiyeri, Mohammad Hossein
    Gharavi Hamedani, Soheila
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (05)
  • [48] Modelling and Analysis of Lower Metal On-Chip Interconnects Using Physical Fabrication Parameters
    Kulkarni, Aditya
    Iteesha, V. A.
    Sahith, S. R.
    2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 350 - 354
  • [49] Performance Analysis of Lossy Coupled Non-uniform On-Chip Interconnects with Skin Effects
    V. Sulochana
    Sunil Agrawal
    Balwinder Singh
    Circuits, Systems, and Signal Processing, 2019, 38 : 1413 - 1431
  • [50] Performance Analysis of Lossy Coupled Non-uniform On-Chip Interconnects with Skin Effects
    Sulochana, V.
    Agrawal, Sunil
    Singh, Balwinder
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (04) : 1413 - 1431