Transient Analysis of Crosstalk Noise Effects in SWCNT Bundle On-Chip Interconnects Using MRTD Technique

被引:0
|
作者
Gugulothu, Bhaskar [1 ]
Bhukya, Rajendra Naik [1 ]
机构
[1] Osmania Univ, Dept ECE, Univ Coll Engn A, Hyderabad, Telangana, India
关键词
SWCNTs bundle interconnects; Signal integrity; crosstalk noise; FDTD; MRTD; CARBON; DISPERSION; SINGLE; MODEL;
D O I
10.1149/2162-8777/ac2e7e
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Carbon nanotube bundles are being considered as a potential on-chip interconnect replacement for conventional copper on-chip interconnects in the nanoscale regime of recent IC technology. This paper analyzes the signal integrity analysis of CMOS gate-driven single-walled carbon nanotubes (SWCNTs) bundle on-chip interconnects. The wavelet-based numerical model Multiresolution Time Domain (MRTD) method is used for the transient analysis of SWCNTs bundles on-chip interconnects. The proposed MRTD model is used to perform transient analysis for parameters of signal integrity, peak crosstalk, and propagation delay estimations. The obtained results of the proposed MRTD model are compared with those of the conventional Finite Difference Time Domains (FDTD) model and it is validated with SPICE simulator at 32 nm technology node and also compared with multiwalled CNT (MWCNT) interconnects at 22 nm. The MRTD model results show excellent agreements to SPICE with less than 0.41% error. The elapsed CPU runtimes for the MRTD model are significantly less compared to SPICE. The MRTD model is used to interconnects the model with two and three lines and can be extended to an M-coupled line. The results of the proposed model are closely matched to those of SPICE simulations.
引用
收藏
页数:13
相关论文
共 50 条
  • [31] Transient Heat Conduction in On-Chip Interconnects Using Proper Orthogonal Decomposition Method
    Barabadi, Banafsheh
    Kumar, Satish
    Joshi, Yogendra K.
    JOURNAL OF HEAT TRANSFER-TRANSACTIONS OF THE ASME, 2017, 139 (07):
  • [32] Crosstalk Noise and Delay Analysis for High Speed On-Chip Global RLC VLSI Interconnects with Mutual Inductance using 90nm Process Technology
    Gupta, Apoorva
    VikasMaheshwari
    Sharma, Shalini
    RajibKar
    2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), 2015, : 1215 - 1219
  • [33] Transient analysis of graphene-based on-chip interconnects using closed-form MRA model
    Kumar, Amit
    Kaushik, Brajesh Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (06)
  • [34] Transient Electro-Thermal Analysis of On-Chip Interconnects in the Presence of ESD Pulses Using DGTD Method
    Dong, Yilin
    Tang, Min
    Mao, Junfa
    2018 INTERNATIONAL APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY SYMPOSIUM IN CHINA (ACES-CHINA 2018), 2018,
  • [35] Analysis of Crosstalk Effects for Multiwalled Carbon Nanotube Bundle Interconnects in Ternary Logic and Comparison With Cu Interconnects
    Khezeli, Maryam Rezaei
    Moaiyeri, Mohammad Hossein
    Jalali, Ali
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (01) : 107 - 117
  • [36] Experimental validation of crosstalk simulations for on-chip interconnects at high frequencies using S-parameters
    Kobrinsky, MJ
    Chakravarty, S
    Jiao, D
    Harmes, M
    List, S
    Mazumder, M
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 329 - 332
  • [37] Wideband Model of On-Chip CMOS Interconnects Using Space-Mapping Technique
    Liu, Xiaochang
    Wang, Gaofeng
    Liu, Jia
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2011, 21 (04) : 439 - 445
  • [38] On-Chip Supply Noise Suppression Technique Using Active Inductor
    Lee, Jaejun
    Lee, Sungho
    Nam, Sangwook
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (05) : 917 - 919
  • [39] Quantitative prediction of on-chip capacitive and inductive crosstalk noise and discussion on wire cross-sectional area toward inductive crosstalk free interconnects
    Ogasahara, Yasuhiro
    Hashimoto, Masanori
    Onoye, Takao
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 70 - 75
  • [40] Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects
    Banerjee, K
    Mehrotra, A
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 798 - 803