Case Study on Integrated Architecture for In-Memory and In-Storage Computing

被引:1
|
作者
Kim, Manho [1 ]
Kim, Sung-Ho [1 ]
Lee, Hyuk-Jae [1 ]
Rhee, Chae-Eun [2 ]
机构
[1] Seoul Natl Univ, Dept Elect Engn, Seoul 08826, South Korea
[2] Inha Univ, Dept Informat & Commun Engn, Incheon 22212, South Korea
基金
新加坡国家研究基金会;
关键词
near data processing; processing in memory; in-storage computing; POWER; MODEL;
D O I
10.3390/electronics10151750
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Since the advent of computers, computing performance has been steadily increasing. Moreover, recent technologies are mostly based on massive data, and the development of artificial intelligence is accelerating it. Accordingly, various studies are being conducted to increase the performance and computing and data access, together reducing energy consumption. In-memory computing (IMC) and in-storage computing (ISC) are currently the most actively studied architectures to deal with the challenges of recent technologies. Since IMC performs operations in memory, there is a chance to overcome the memory bandwidth limit. ISC can reduce energy by using a low power processor inside storage without an expensive IO interface. To integrate the host CPU, IMC and ISC harmoniously, appropriate workload allocation that reflects the characteristics of the target application is required. In this paper, the energy and processing speed are evaluated according to the workload allocation and system conditions. The proof-of-concept prototyping system is implemented for the integrated architecture. The simulation results show that IMC improves the performance by 4.4 times and reduces total energy by 4.6 times over the baseline host CPU. ISC is confirmed to significantly contribute to energy reduction.
引用
收藏
页数:12
相关论文
共 50 条
  • [31] In-Memory Computing Integrated Structure Circuit Based on Nonvolatile Flash Memory Unit
    Xu, Peilong
    Lan, Dan
    Wang, Fengyun
    Shin, Incheol
    ELECTRONICS, 2023, 12 (14)
  • [32] Data Mining in Life Sciences: A Case Study on SAPs In-Memory Computing Engine
    Boese, Joos-Hendrik
    Rabinovitch, Gennadi
    Steinbrecher, Matthias
    Magarian, Miganoush
    Marcon, Massimiliano
    Tosun, Cafer
    Sikka, Vishal
    ENABLING REAL-TIME BUSINESS INTELLIGENCE, VLDB 2012, 2013, 154 : 23 - 36
  • [33] Large scale integrated IGZO crossbar memristor array based artificial neural architecture for scalable in-memory computing
    Naqi, Muhammad
    Kim, Taehwan
    Cho, Yongin
    Pujar, Pavan
    Park, Jongsun
    Kim, Sunkook
    MATERIALS TODAY NANO, 2024, 25
  • [34] Configurable in-memory computing architecture based on dual-port SRAM
    Zhao, Yue
    Liu, Yunlong
    Zheng, Jian
    Tong, Zhongzhen
    Wang, Xin
    Yu, Runru
    Wu, Xiulong
    Zhou, Yongliang
    Peng, Chunyu
    Lu, Wenjuan
    Zhao, Qiang
    Lin, Zhiting
    MICROELECTRONICS JOURNAL, 2024, 147
  • [35] ADC-Less Reprogrammable RRAM Array Architecture for In-Memory Computing
    Dongre, Ashvinikumar
    Boro, Bipul
    Trivedi, Gaurav
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (12) : 2053 - 2060
  • [36] SCRIMP: A General Stochastic Computing Architecture using ReRAM in-Memory Processing
    Gupta, Saransh
    Imani, Mohsen
    Sim, Joonseop
    Huang, Andrew
    Wu, Fan
    Najafi, M. Hassan
    Rosing, Tajana
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1598 - 1601
  • [37] RRAM-based Reconfigurable In-Memory Computing Architecture with Hybrid Routing
    Zha, Yue
    Li, Jing
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 527 - 532
  • [38] A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture
    Simon, William
    Galicia, Juan
    Levisse, Alexandre
    Zapater, Marina
    Atienza, David
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [39] Quantum Cognition: A Cognitive Architecture for Human-AI and In-Memory Computing
    Farahmand, Fariborz
    Williams, Joseph
    COMPUTER, 2023, 56 (04) : 135 - 138
  • [40] A Skyrmion Racetrack Memory based Computing In-memory Architecture for Binary Neural Convolutional Network
    Pan, Yu
    Ouyang, Peng
    Zhao, Yinglin
    Yin, Shouyi
    Zhang, Youguang
    Wei, Shaojun
    Zhao, Weisheng
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 271 - 274