A comparative study of atomic layer deposited advanced high-k dielectrics

被引：0
|
作者：
Dueñas, S [1 ]
Castán, H [1 ]
García, H [1 ]
Barbolla, J [1 ]
Kukli, K [1 ]
Aarik, J [1 ]
Ritala, M [1 ]
Leskela, M [1 ]
机构：
[1] Univ Valladolid, ETSI Telecomunicac, Dept Elect & Electron, E-47011 Valladolid, Spain
来源：
2005 Spanish Conference on Electron Devices, Proceedings | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A comparative electrical characterization of metal-insulator-semiconductor (MIS) structures fabricated from atomic layer deposited (ALD) Al2O3, Ta2O5 and Nb2O5-Ta2O5-Nb2O5 dielectric thin films on silicon substrates has been carried out. The interface states as well as defects inside the insulator bulk were measured by using capacitance-voltage (C-V), deep level transient spectroscopy (DLTS) and conductance-transient (G-t) techniques. Interface quality is poorer in the case of Ta2O5 (Di, is about 6 x 10(12) cm(-2) eV(-1)) than in the Al2O3 ones (D-it values up to 1 x 10(12) cm(-2) eV-1). Also, the addition of Nb2O5 buffer layers to Ta2O5-based MIS degrades the structure (Di, reaches values of 1-2 x 10(13) cm(-2) eV(-1)).
引用
收藏
页码：29 / 32
页数：4
相关论文
共 50 条
  • [41] Integration issues of polysilicon with high k dielectrics deposited by Atomic Layer Chemical Vapor Deposition
    Tsai, W
    Chen, J
    Carter, R
    Cartier, E
    Kluth, J
    Richard, O
    Claes, M
    Lin, YM
    Nohira, H
    Conard, T
    Caymax, M
    Young, E
    Vandervorst, W
    DeGendt, S
    Heyns, M
    Manabe, Y
    Maes, JW
    Rittersma, ZM
    Besling, W
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 747 - 760
  • [42] RECENT ADVANCES IN HIGH-K DIELECTRICS AND INTER LAYER ENGINEERING
    Ostling, Mikael
    Lilta, Eugenio Dentoni
    Hellstrom, Per-Erik
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [43] Emerging Atomic Layer Deposition Technology toward High-k Gate Dielectrics, Energy, and Photocatalysis Applications
    Liu, Yanfei
    Zhang, Huang
    Kang, Shifei
    ENERGY TECHNOLOGY, 2023, 11 (10)
  • [44] In situ atomic layer nitridation on the top and down regions of the amorphous and crystalline high-K gate dielectrics
    Tsai, Meng-Chen
    Lee, Min-Hung
    Kuo, Chin-Lung
    Lin, Hsin-Chih
    Chen, Miin-Jang
    APPLIED SURFACE SCIENCE, 2016, 387 : 274 - 279
  • [45] Atomic layer deposition of high-k gate dielectrics using MO precursor and cyclic plasma exposure
    Endo, K
    Tatsumi, T
    NOVEL MATERIALS AND PROCESSES FOR ADVANCED CMOS, 2003, 745 : 47 - 52
  • [46] Investigation of atomic layer deposited beryllium oxide material properties for high-k dielectric applications
    Koh, Donghyi
    Yum, Jung-Hwan
    Banerjee, Sanjay K.
    Hudnall, Todd W.
    Bielawski, Christopher
    Lanford, William A.
    French, Benjamin L.
    French, Marc
    Henry, Patrick
    Li, Han
    Kuhn, Markus
    King, Sean W.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2014, 32 (03):
  • [47] Recent Advances in Seeded and Seed-Layer-Free Atomic Layer Deposition of High-K Dielectrics on Graphene for Electronics
    Schiliro, Emanuela
    Lo Nigro, Raffaella
    Roccaforte, Fabrizio
    Giannazzo, Filippo
    C-JOURNAL OF CARBON RESEARCH, 2019, 5 (03):
  • [48] Trapping in high-k dielectrics
    Rao, Rosario
    Simoncini, Riccardo
    Irrera, Fernanda
    APPLIED PHYSICS LETTERS, 2010, 97 (16)
  • [49] Atomic layer deposited high-k dielectric on graphene by functionalization through atmospheric plasma treatment
    Shin, Jeong Woo
    Kang, Myung Hoon
    Oh, Seongkook
    Yang, Byung Chan
    Seong, Kwonil
    Ahn, Hyo-Sok
    Lee, Tae Hoon
    An, Jihwan
    NANOTECHNOLOGY, 2018, 29 (19)
  • [50] High-K gate dielectrics
    Qi, WJ
    Lee, BH
    Nieh, R
    Kang, LG
    Jeon, Y
    Onishi, K
    Lee, JC
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
12345