Compensating Imperfections in RF-DAC Based Transmitters Using LUT-Based Predistortion

被引:0
|
作者
Mohr, Bastian [1 ]
Zhang, Ye [1 ]
Mueller, Jan Henning [1 ]
Heinen, Stefan [1 ]
机构
[1] Rhein Westfal TH Aachen, Integrated Analog Circuits & RF Syst, D-52056 Aachen, Germany
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper provides a model for the frontend of RF-DAC based transmitter architectures, which suffer from the imperfections of mixers, amplifiers and DACs. The model considers gain and phase errors as present in mixers, nonlinear compression due to limited output resistance as in amplifiers and element mismatch as in DACs. The model parameters are determined by measurement comparison with a prototype IC. Sveral compensation methods are compared, resulting in an IQ-LUT based predistortion as the most promising method. The LUT values are determined using LMS algorithm, resulting in a performance improvement from 10.7 % EVM to 2.7 % for IEEE802.11 transmission. As LMS is costly to implement in a digital design, another approximation method is evaluated, using only linear operations. This method results in an EVM of 2.4 %. Reducing the LUT coefficients from 256 to 16 and using linear interpolation for the missing coefficients is possible without degrading the overall system performance.
引用
收藏
页码:312 / 316
页数:5
相关论文
共 50 条
  • [41] HARDWARE REDUCTION FOR LUT-BASED MEALY FSMs
    Barkalov, Alexander
    Titarenko, Larysa
    Mielcarek, Kamil
    INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS AND COMPUTER SCIENCE, 2018, 28 (03) : 595 - 607
  • [42] Improving Characteristics of LUT-Based Moore FSMs
    Barkalov, Alexander
    Titarenko, Larysa
    Chmielewski, Slawomir
    IEEE ACCESS, 2020, 8 : 155306 - 155318
  • [43] A new partitioning method for LUT-based FPGAs
    Ko, SB
    CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 103 - 106
  • [44] Improving Hardware in LUT-Based Mealy FSMs
    Barkalov, Alexander
    Titarenko, Larysa
    Krzywicki, Kazimierz
    APPLIED SCIENCES-BASEL, 2022, 12 (16):
  • [45] LUT-Based FPGA Technology Mapping for Reliability
    Cong, Jason
    Minkovich, Kirill
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 517 - 522
  • [46] A universal module generator for LUT-based FPGAs
    Abke, J
    Barke, E
    Stohmann, J
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 230 - 235
  • [47] Synthesis of approximate circuits for LUT-based FPGAs
    Vasicek, Zdenek
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 17 - 22
  • [48] Testing configurable LUT-based FPGA's
    Huang, WK
    Meyer, FJ
    Chen, XT
    Lombardi, F
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 276 - 283
  • [49] LUT-Based Optimization For ASIC Design Flow
    Amaru, Luca
    Possani, Vinicius
    Testa, Eleonora
    Marranghello, Felipe
    Casares, Christopher
    Luo, Jiong
    Vuillod, Patrick
    Mishchenko, Alan
    De Micheli, Giovanni
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 871 - 876
  • [50] LUT-based compensation model for OLED degradation
    Antonio-Torres, D
    Lister, PF
    Newbury, P
    JOURNAL OF THE SOCIETY FOR INFORMATION DISPLAY, 2005, 13 (05) : 435 - 441