HARDWARE REDUCTION FOR LUT-BASED MEALY FSMs

被引：27

作者：

Barkalov, Alexander ^{[1
]}

Titarenko, Larysa ^{[1
]}

Mielcarek, Kamil ^{[1
]}

机构：

[1] Univ Zielona Gora, Inst Metrol Elect & Comp Sci, Ul Prof Z Szafrana 2, PL-65516 Zielona Gora, Poland

来源：

INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS AND COMPUTER SCIENCE | 2018年 / 28卷 / 03期

关键词：

Mealy FSM; synthesis; FPGA; LUT; partition; encoding collections of output variables; IMPLEMENTATION;

D O I：

10.2478/amcs-2018-0046

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A method is proposed targeting a decrease in the number of LUTs in circuits of FPGA-based Mealy FSMs. The method improves hardware consumption for Mealy FSMs with the encoding of collections of output variables. The approach is based on constructing a partition for the set of internal states. Each state has two codes. It diminishes the number of arguments in input memory functions. An example of synthesis is given, along with results of investigations. The method targets rather complex FSMs, having more than 15 states.

引用

页码：595 / 607

页数：13

共 50 条

[1] Improving Hardware in LUT-Based Mealy FSMs
Barkalov, Alexander
Titarenko, Larysa
Krzywicki, Kazimierz
APPLIED SCIENCES-BASEL, 2022, 12 (16):
[2] Reducing Hardware in LUT-Based Mealy FSMs with Encoded Collections of Outputs
Barkalov, Alexander
Titarenko, Larysa
Mazurkiewicz, Malgorzata
ELECTRONICS, 2022, 11 (20)
[3] Encoding of Terms in LUT-based Mealy FSMs
Barkalov, Alexander
Titarenko, Larysa
Mazurkiewicz, Malgorzata
Mielcarek, Kamil
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 145 - 148
[4] IMPROVING CHARACTERISTICS OF LUT-BASED MEALY FSMS
Barkalov, Alexander
Titarenko, Larysa
Mielcarek, Kamil
INTERNATIONAL JOURNAL OF APPLIED MATHEMATICS AND COMPUTER SCIENCE, 2020, 30 (04) : 745 - 759
[5] Twofold State Assignment for LUT-based Mealy FSMs
Barkalov, Alexander
Titarenko, Larysa
Mielcarek, Kamil
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 204 - 208
[6] Designing LUT-based Mealy FSMs with Transformation of State Codes
Mielcarek, Kamil
Barkalov, Alexander
Titarenko, Larisa
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2017 (ICCMSE-2017), 2017, 1906
[7] Mixed Encoding of Collections of Output Variables for LUT-Based Mealy FSMs
Barkalov, Alexander
Titarenko, Larysa
Chmielewski, Slawomir
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (08)
[8] Improving the Characteristics of Multi-Level LUT-Based Mealy FSMs
Barkalov, Alexander
Titarenko, Larysa
Krzywicki, Kazimierz
Saburova, Svetlana
ELECTRONICS, 2020, 9 (11) : 1 - 34
[9] Improving Characteristics of LUT-Based Mealy FSMs with Twofold State Assignment
Barkalov, Alexander
Titarenko, Larysa
Krzywicki, Kazimierz
Saburova, Svetlana
ELECTRONICS, 2021, 10 (08)
[10] Improving Characteristics of LUT-Based Three-Block Mealy FSMs' Circuits
Barkalov, Alexander
Titarenko, Larysa
Krzywicki, Kazimierz
Saburova, Svetlana
ELECTRONICS, 2022, 11 (06)

← 1 2 3 4 5 →