VLSI architecture for the M algorithm suited for detection and source coding applications

被引:0
|
作者
Pérez, LFG [1 ]
Boutillon, E [1 ]
García, ADG [1 ]
Villarruel, JEG [1 ]
Acua, RF [1 ]
机构
[1] ITESM, CEM, F-56325 Lorient, France
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Trellis source coders consists of a trellis search algorithm as the encoder and a finite state machine as the decoder The search algorithm finds the best sequence of codewords in the trellis representing the source sequence. The optimum trellis search is the Viterbi algorithm (VA). However for source coding applications, it becomes prohibitively complex. Hence, suboptimum search algorithms must be considered The M algorithm is a suboptimum search whose performance is close to the optimum system. This algorithm retains the best M paths at every instant. Conventional architectures of this algorithm are impractical when the number of retained paths is large. In this paper new hardware architectures based on VA implementations are presented. Dividing the M algorithm into path metric updating and trace-back based survivor memory management procedures, efficient architectures can be achieved contributing to a significant reduction in the hardware complexity, which allows quantization systems with larger reproduction codebooks.
引用
收藏
页码:119 / 124
页数:6
相关论文
共 50 条
  • [1] A VLSI architecture for Joint Source-Channel Trellis Coding.
    Pérez, LG
    Boutillon, E
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 223 - 227
  • [2] A MULTIPROCESSOR ARCHITECTURE FOR THE (M,L)-ALGORITHM SUITABLE FOR VLSI IMPLEMENTATION
    MOHAN, S
    SOOD, AK
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1986, 34 (12) : 1218 - 1224
  • [3] A study of a suboptimal VLSI architecture for Joint Source-Channel Trellis Coding
    Pérez, LG
    Boutillon, E
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 643 - 646
  • [4] A Novel VLSI Architecture for Hybrid DCT-SVD Image Coding Algorithm
    Lone, Sajad A.
    Faheem, Qazi
    Moyeen, Abdul
    Divya
    Shabir, Humyra
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2008, 3 (02): : 143 - 152
  • [5] A VLSI Architecture of the Square Root Algorithm for V-BLAST Detection
    Zhan Guo
    Peter Nilsson
    Journal of VLSI signal processing systems for signal, image and video technology, 2006, 44 : 219 - 230
  • [6] A VLSI architecture of the square root algorithm for V-BLAST detection
    Guo, Zhan
    Nilsson, Peter
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2006, 44 (03): : 219 - 230
  • [7] Learning algorithm for nonlinear support vector machines suited for digital VLSI
    Anguita, D
    Boni, A
    Ridella, S
    ELECTRONICS LETTERS, 1999, 35 (16) : 1349 - 1350
  • [8] A VLSI architecture for video coding based on PDVQ
    Liao Yu-min
    Yu Ning-mei
    Wang Dong-fang
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 240 - 243
  • [9] A VLSI architecture for arithmetic coding of multilevel images
    Boo, M
    Bruguera, JD
    Lang, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (01): : 163 - 168
  • [10] Algorithm and Architecture Design of Perception Engine for Video Coding Applications
    Wu, Guan-Lin
    Wu, Tung-Hsing
    Chien, Shao-Yi
    IEEE TRANSACTIONS ON MULTIMEDIA, 2011, 13 (06) : 1181 - 1194