Carrier lifetime analysis in thin gate oxide FD-SOI n-MOSFETs by gate-induced drain current transients

被引：0

作者：

Hayama, K. ^{[1
]}

Takakura, K. ^{[1
]}

Ohyama, H. ^{[1
]}

Rafi, J. M. ^{[2
]}

Mercha, A. ^{[3
]}

Simoen, E. ^{[3
]}

Claeys, C. ^{[3
,4
]}

机构：

[1] Kumamoto Natl Coll Technol, Kumamoto 8611102, Japan

[2] CSIC, CNM, Inst Microelectron Barcelona, Bellaterra 08193, Spain

[3] IMEC, B-3001 Louvain, Belgium

[4] Katholieke Univ Leuven, Dept Elect Engn, Louvain, Belgium

来源：

JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS | 2008年 / 19卷 / 02期

关键词：

Transient Time; Floating Body; Body Charge; Fully Deplete; Hole Accumulation;

D O I：

10.1007/s10854-007-9301-x

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The drain current (I(D)) transients by switching the biasing condition are examined in FD-SOI MOSFETs with negative biased back gate voltage (V(BG)). Special attention is paid to the influence of the gate-induced charge/discharge of the floating body on the I(D) transient. The I(D) transient appears not only by switching the front gate voltage (V(FG)) but also by switching V(BG). It is also shown that the analysis of a small V(FG) step transient is useful to examine the lifetime under different bias conditions. All the results can be explained by the transitional change of I(D) - V(FG) characteristics at different body-charge conditions.

引用

页码：161 / 165

页数：5

共 50 条

[41] A PHYSICAL ANALYSIS OF DRAIN CURRENT TRANSIENTS AT LOW DRAIN VOLTAGE IN THIN-FILM SOI MOSFETS
IONESCU, AM
RUSU, A
CHOVET, A
MICROELECTRONIC ENGINEERING, 1995, 28 (1-4) : 431 - 434
[42] High Tolerance to Gate Misalignment in Graded Channel Double Gate SOI n-MOSFETs: Small Signal parameter Analysis
Sharma, Rupendra Kumar
Gupta, Mridula
Gupta, R. S.
APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3135 - 3138
[43] Evaluation of strain-induced mobility variation in TiN metal gate SOI n-MOSFETs
Guillaume, T
Mouis, M
Maîtrejean, S
Poncet, A
Vinet, M
Deleonibus, S
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 393 - 396
[44] Edge and floating body effects on hot-carrier-induced degradation in FD SOI n-MOSFETs
Renn, SH
Szelag, B
Balestra, F
Raynaud, C
PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1999, 99 (03): : 276 - 281
[45] Improved current drivability with back-gate bias for elevated source and drain structured FD-SOI SiGe MOSFET
Choi, Hoon
Moon, Kyoho
Lee, Chulgu
Cho, Il Hwan
Hong, Sang Jeen
MICROELECTRONIC ENGINEERING, 2009, 86 (11) : 2165 - 2169
[46] Investigation of hot carrier effects in n-MOSFETs thick oxide with HfSiON and SiON gate dielectrics
Nam, K. J.
Lee, S. H.
Kim, D. C.
Hyun, S.
Kim, J. H.
Jeon, I. S.
Kang, S. B.
Choi, S.
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 622 - 623
[47] Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures
de Souza, Michelly
Cerdeira, Antonio
Estrada, Magali
Barraud, Sylvain
Casse, Mikael
Vinet, Maud
Faynot, Olivier
Pavanello, Marcelo A.
2022 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC), 2022,
[48] Gate-induced floating-body effect in fully-depleted SOI MOSFETs with tunneling oxide and back-gate biasing
Cassé, M
Pretet, J
Cristoloveanu, S
Poiroux, T
Fenouillet-Beranger, C
Fruleux, F
Raynaud, C
Reimbold, G
SOLID-STATE ELECTRONICS, 2004, 48 (07) : 1243 - 1247
[49] Asymmetric Gate Oxide Thickness Technology for Reduction of Gate Induced Drain Leakage Current in Nanoscale Single Gate SOI MOSFET
Fathipour, Morteza
Kohani, Fatemeh
Ahangari, Zahra
COMMAD: 2008 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2008, : 136 - 139
[50] Stress induced gate-drain leakage current in ultra-thin gate oxide
Petit, C.
Zander, D.
MICROELECTRONICS RELIABILITY, 2007, 47 (12) : 2070 - 2081

← 1 2 3 4 5 →