Highly manufacturable 90 nm DRAM technology

被引：0

作者：

Park, YK ^{[1
]}

Cho, CH ^{[1
]}

Lee, KH ^{[1
]}

Roh, BH ^{[1
]}

Ahn, YS ^{[1
]}

Lee, SH ^{[1
]}

Oh, JH ^{[1
]}

Lee, JG ^{[1
]}

Kwak, DH ^{[1
]}

Shin, SH ^{[1
]}

Bae, JS ^{[1
]}

Kim, SB ^{[1
]}

Lee, JK ^{[1
]}

Lee, JY ^{[1
]}

Kim, MS ^{[1
]}

Lee, JW ^{[1
]}

Lee, DJ ^{[1
]}

Hong, SH ^{[1
]}

Bae, DI ^{[1
]}

Chun, YS ^{[1
]}

Park, SH ^{[1
]}

Yun, CJ ^{[1
]}

Chung, TY ^{[1
]}

Kim, K ^{[1
]}

机构：

[1] Samsung Elect Co Ltd, Technol Dev, Semicond R&D Div, Yongin 449900, Kyunggi Do, South Korea

来源：

INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A 90 nm DRAM technology has been successfully developed using 512Mb DRAM for the first time. ArF lithography is used for printing critical layers with resolution enhancement techniques. A novel gap-filling technology using spin coating oxide is developed for STI and ILD processes. Diamond-shaped storage node is newly developed for large capacitor area with better mechanical stability. A CVD Al process can make back-end metallization process simple and easy. Dual gate oxide scheme can provide independent optimization for memory cell transistor and periphery support device so that the off-state leakage current of cell transistor can be maintained below 0.1 fA.

引用

下载

页码：819 / 822

页数：4

共 50 条

[21] A manufacturable Copper/low-k SiOC/SiCN process technology for 90nm-node high performance eDRAM
Higashi, K
Nakamura, N
Miyajima, H
Satoh, S
Kojima, A
Abe, J
Nagahata, K
Tatsumi, T
Tabuchi, K
Hasegawa, T
Kawashima, H
Arakawa, S
Matsunaga, N
Shibata, H
PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 15 - 17
[22] A Highly Manufacturable Integration Technology for 27nm 2 and 3bit/cell NAND Flash Memory
Lee, Choong-Ho
Sung, Suk-Kang
Jang, Donghoon
Lee, Sehoon
Choi, Seungwook
Kim, Jonghyuk
Park, Sejun
Song, Minsung
Baek, Hyun-Chul
Ahn, Eungjin
Shin, Jinhyun
Shin, Kwangshik
Min, Kyunghoon
Cho, Sung-Soon
Kang, Chang-Jin
Choi, Jungdal
Kim, Keonsoo
Choi, Jeong-Hyuk
Suh, Kang-Deog
Jung, Tae-Sung
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
[23] Highly manufacturable Cu/Low-k dual damascene process integration for 65nm technology node
Lee, KW
Shin, HJ
Hwang, JW
Nam, SW
Moon, YJ
Wee, YJ
Kim, IG
Park, KJ
Kim, JH
Lee, SJ
Park, KK
Kang, HK
Suh, KP
PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 57 - 59
[24] Highly manufacturable 40-50 GHz VCOs in a 120nm system-on-chip SOI technology
Kim, J
Plouchart, JO
Zamdmer, N
Fong, N
Sherony, M
Tan, Y
Talbi, M
Trzcinski, R
Safran, J
Wu, K
Womack, S
Sleight, J
Sheraw, C
Ray, A
Wagner, L
2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 367 - 370
[25] Highly Manufacturable 7nm FinFET Technology featuring EUV lithography for Low Power and High Performance Applications
Ha, Daewon
Yang, C.
Lee, J.
Lee, S.
Lee, S. H.
Seo, K. -I.
Oh, H. S.
Hwang, E. C.
Do, S. W.
Park, S. C.
Sun, M. -C.
Kim, D. H.
Lee, J. H.
Kang, M. I.
Ha, S. -S.
Choi, D. Y.
Jun, H.
Shin, H. J.
Kim, Y. J.
Lee, J.
Moon, C. W.
Cho, Y. W.
Park, S. H.
Son, Y.
Park, J. Y.
Lee, B. C.
Kim, C.
Oh, Y. M.
Park, J. S.
Kim, S. S.
Kim, M. C.
Hwang, K. H.
Nam, S. W.
Maeda, S.
Kim, D. -W.
Lee, J. -H.
Liang, M. S.
Jung, E. S.
2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T68 - T69
[26] Highly Scalable and Manufacturable Heterogeneous Charge Trap NAND Technology
Haddad, S.
Fang, S.
Chang, K.
Shetty, S.
Chen, C.
Kim, U.
Fang, T.
Ortiz, S.
Thurgate, T.
Ramsbey, M.
Kang, I.
Janai, M.
Neo, J.
Singh, P. K.
Nagatani, G.
Samqui, A.
Sugino, R.
Hui, A.
Tsai, F.
Bell, S.
Matsumoto, D.
Gabriel, C.
Sun, Y.
Pak, J.
Tehrani, S.
2013 5TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2013, : 60 - 63
[27] Embedded DRAM in 45-nm Technology and Beyond
Anand, Darren L.
Gorman, Kevin W.
Jacunski, Mark D.
Paparelli, Adrian J.
IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (01): : 14 - 21
[28] Effective capacitance enhancement methods for 90-nm DRAM capacitors
Park, YK
Ahn, YS
Kim, SB
Lee, KH
Cho, CH
Chung, TY
Kim, K
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2004, 44 (01) : 112 - 116
[29] ArF issues of 90nm node DRAM device integration
Goo, DH
Kim, BS
Park, JS
Yoon, KS
Lee, JH
Cho, HK
Han, WS
Moon, JT
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 1296 - 1303
[30] Fully integrated and functioned 44nm DRAM technology for 1Gb DRAM
Lee, Hyunjin
Kim, Dae-Young
Choi, Bong-Ho
Cho, Gyu-Seong
Chung, Sung-Woong
Kim, Wan-Soo
Chang, Myoung-Sik
Kim, Young-Sik
Kim, Junki
Kim, Tae-Kyun
Kim, Hyung-Hwan
Lee, Hae-Jung
Song, Han-Sang
Park, Sung-Kye
Kim, Jin-Woong
Hong, Sung-Joo
Park, Sung-Wook
2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 65 - 66

← 1 2 3 4 5 →