A D&T roundtable -: Online test

被引：0
|
作者：
Levendel, I [1 ]
Nicolaidis, M
Abraham, JA
Abramovici, M
Motto, S
机构：
[1] Motorola Inc, Schaumburg, IL 60196 USA
[2] Univ Texas, Austin, TX 78712 USA
[3] AT&T Bell Labs, Naperville, IL 60566 USA
[4] TIMA, Grenoble, France
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1999年 / 16卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：80 / 86
页数：7
相关论文
共 50 条
  • [1] A D&T Roundtable - Deep submicron test in cooperation with the Test Technology Technical Committee
    Zorian, Y
    Butler, KM
    Maly, W
    Koenemann, BK
    Needham, W
    Aitken, RC
    Campbell, RL
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (03): : 102 - 108
  • [2] A D&T roundtable: Built-in self-test for designers - Discussion
    Agarwal, V
    Kim, KS
    Cheng, T
    Khare, J
    Sonnier, G
    Roy, R
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (03): : 113 - 121
  • [3] D&T roundtable:: Power delivery and distribution
    Ning, T
    Svensson, C
    Shanbhag, N
    Nicol, C
    Preston, R
    Gabara, T
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (04): : 98 - 102
  • [4] A D&T roundtable: Hardware software codesign
    Sullivan, JS
    Paulin, P
    Agnew, D
    Nagasamy, V
    Ernst, R
    Yasuura, H
    Harr, RE
    IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (01): : 75 - 83
  • [5] A D&T roundtable -: Relative effectiveness of tests
    Walther, R
    Nigh, P
    Wu, SL
    Butler, K
    Maxwell, P
    Needham, W
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (01): : 83 - 90
  • [6] A D&T roundtable: Deep-submicron design
    Ganguly, S
    Mak, TM
    Scheffer, L
    Wolf, W
    Yeager, K
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (02): : 83 - 89
  • [7] A D&T roundtable -: Testing mixed logic and DRAM chips
    Amerian, MR
    Atwell, WD
    Burgess, I
    Fleeman, GD
    Lepejian, DY
    Zarrinfar, F
    Zorian, Y
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (02): : 86 - 92
  • [8] Challenges for low-power and high-performance chips -: A D&T roundtable
    Partovi, H
    Soumyanath, K
    Sakurai, T
    Chuang, CT
    Lu, SL
    De, V
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (03): : 119 - 124
  • [9] IEEE D&T Roundtable to Cover ITC 2014 Panel on "Open Problems in Design, Verification, and Test: Why Is It (Not) Business as Usual?"
    Mitra, Subhasish
    Agarwala, Sanjive
    Parekhji, Rubin
    Pateras, Stephen
    Senthinathan, Ramesh
    Venkataraman, Srikanth
    Puri, Ruchir
    IEEE DESIGN & TEST, 2015, 32 (03) : 41 - 47
  • [10] D&T and the future
    Zorian, Y
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (01): : 1 - 1
12345