BIST architectures selection based on behavioral testing

被引：0

作者：

Biasoli, G ^{[1
]}

Ferrandi, F ^{[1
]}

Fin, A ^{[1
]}

Fummi, F ^{[1
]}

Sciuto, D ^{[1
]}

机构：

[1] Politecn Milan, Dipartimento Elettr & Informat, I-20133 Milan, Italy

来源：

IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/DFTVS.2000.887169

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

BIST techniques have been widely explored to create the best performing self-testing architecture. Their success depends on type of test patterns required by the circuit under rest. Main goal of the paper is to show a methodology, based on behavioral information, to identify the best suited BIST architecture for it given circuit under test. LFSR-based architectures for behavioral rest sequences providing a high stuck-at-fault coverage have been explored and evaluated.

引用

页码：292 / 298

页数：7

共 50 条

[1] BIST-based delay path testing in FPGA architectures
Harris, IG
Menon, PR
Tessier, R
[J]. INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 932 - 938
[2] Behavioral test generation for the selection of BIST logic
Biasoli, G
Ferrandi, F
Fin, A
Fummi, F
Sciuto, D
[J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 47 (10) : 821 - 829
[3] Optimized VLSI Circuit Partitioning and Testing Using ACO and BIST Architectures
Ezilarasan, M. R.
Preethi, D.
Leung, Man-Fai
Che, Hangjun
Dai, Xiangguang
[J]. ADVANCES IN NEURAL NETWORKS-ISNN 2024, 2024, 14827 : 372 - 381
[4] Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing
Nemati, Nastaran
Navabi, Zainalabedin
[J]. 2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 72 - 77
[5] NLTF Based BIST Circuit for DRAM Testing
Sfikas, Yiorgos
Tsiatouhas, Yiorgos
[J]. 2016 5TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2016,
[6] A tool for teaching memory testing based on BIST
Fischerova, Maria
Pikula, Tomas
Simlastik, Martin
Bosio, Alberto
di Carlo, Stefano
di Natale, Giorgio
[J]. 2006 INTERNATIONAL BALTIC ELECTRONICS CONFERENCE, PROCEEDINGS, 2006, : 187 - 190
[7] Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers
Psarakis, M
Gizopoulos, D
Paschalis, A
Kranitis, N
Zorian, Y
[J]. 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 15 - 20
[8] An approach to behavioral synthesis for loop-based BIST
Li, XW
Cheung, PYS
[J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 374 - 377
[9] Evaluating BIST architectures for low power
Ravikumar, CP
Prasad, NS
[J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 430 - 434
[10] PRIORITY ALGORITHM BASED VLSI TESTING TECHNIQUE FOR BIST
Ganesh, L. K. M.
Pattanayak, Lopamudra
Khare, Kavitha
[J]. 2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING TECHNOLOGIES (ICACT), 2013,

← 1 2 3 4 5 →