VLSI Hardware accelerator for the MPEG-4 padding algorithm

被引：0
|
作者：
Heer, C [1 ]
Migge, K [1 ]
机构：
[1] Siemens AG, D-81730 Munich, Germany
来源：
MEDIA PROCESSORS 1999 | 1998年 / 3655卷
关键词：
MPEG-4 padding algorithm; VLSI architecture; hardware accelerator;
D O I：
10.1117/12.334758
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：113 / 119
页数：7
相关论文
共 50 条
  • [21] Algorithm and hardware architecture design for weighted prediction in H.264/MPEG-4 AVC
    Tang, Chi-Sun
    Tsai, Chen-Han
    Chien, Shao-Yi
    Chen, Liang-Gee
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5015 - +
  • [22] Transcoding of MPEG-4 BIFS into MPEG-4 LASeR
    Shahab, Q
    Kim, M
    Visual Communications and Image Processing 2005, Pts 1-4, 2005, 5960 : 1967 - 1978
  • [23] An Improvement of MPEG-4 Rate Control Algorithm
    鲁照华
    李华
    刘继兴
    Transactions of Tianjin University, 2005, (01) : 40 - 43
  • [24] An improved MPEG-4 rate control algorithm
    Lu, ZH
    Li, H
    Liu, JX
    PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, 2004, : 305 - 308
  • [25] New audio applications for multimedia and MPEG-4: Complexity and hardware
    Zoia, G
    MULTIMEDIA APPLICATIONS, SERVICES AND TECHNIQUES - ECMAST'98, 1998, 1425 : 518 - 530
  • [26] Hardware implementation of the transformation module of the MPEG-4 AAC codec
    Brzuchalski, Grzegorz
    Pastuszak, Grzegorz
    10TH IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2010), 2010, : 205 - 210
  • [27] Hardware implementation of perspective transformations on MPEG-4 video objects
    Miro, C
    Lafage, A
    Nguyen-Phuc, QL
    Mathieu, Y
    MEDIA PROCESSORS 1999, 1998, 3655 : 102 - 112
  • [28] Hardware-software implementation of MPEG-4 video codec
    Kim, SM
    Park, JH
    Park, SM
    Koo, BT
    Shin, KS
    Suh, KB
    Kim, IK
    Eum, NW
    Kim, KS
    ETRI JOURNAL, 2003, 25 (06) : 489 - 502
  • [29] A high speed VLSI architecture of discrete wavelet transform for MPEG-4
    Chang, SJ
    Lee, MH
    Park, JY
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 623 - 627
  • [30] High speed VLSI architecture of discrete wavelet transform for MPEG-4
    Chonbuk Natl Univ, Chonju, Korea, Republic of
    IEEE Trans Consum Electron, 3 (623-627):
12345