Efficient Implementation of High Performance Read out Integrated Circuit

被引:0
|
作者
Gupta, Hari Shanker [1 ]
Chakrabarti, Subhananda [1 ]
Baghini, Maryam Shojaei [1 ]
Sharma, D. K. [1 ]
Kumar, A. S. Kiran [2 ]
Mehta, Sanjeev [2 ]
Paul, Sandip [2 ]
Chaurasia, Ravi Shankar [2 ]
Roychowdhury, A. [2 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Bombay, Maharashtra, India
[2] Ctr Space Applicat, Ahmadabad, Gujarat, India
关键词
ROIC; Fast spice; detectors; charge handling capacity;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Read out Integrated Circuit (ROIC) consists of charge integration, charge to voltage conversion, Pixel voltage multiplexing, signal transfer and amplification stages. The control circuit manages all the sequential events from charge integration to amplification stage. Design and optimization of ROIC for hybrid detectors has multidimensional challenges including requirement for long simulation time for specified 25 to 100 Hz frame rate. Normally useful simulation data starts after 3 frame time and minimum transient simulation required for the same is 10 ms for 100 Hz frame rate. The simulation time for each input condition is similar to 120 hours with traditional simulators. ROIC critical specifications i.e. charge handling capacity and linearity has to be checked before chip integration to Pad. The linearity check requirs at least six point simulation and lead to 1 month simulation time on state of the art servers. Fast spice simulator with set_sim_level 5 has been used for the first time and reduces simulation time to 230 hours on same machine for the linearity simulation of ROIC. Test chip 4x4 ROIC has been fabricated using UMC 180 nm CMOS process and experimental results matched within 0.4% variation w.r.t. fast spice simulation results.
引用
收藏
页数:2
相关论文
共 50 条
  • [21] Integrated circuit implementation for a GaNHFETs driver circuit
    Wang, B.
    Riva, M.
    Bakos, J.
    Monti, A.
    [J]. APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4, 2008, : 901 - +
  • [22] MEMS with integrated CMOS read-out circuit based on submicrometric cantilevers array for multiple sensing
    Villarroya, M
    Verd, J
    Teva, J
    Abadal, G
    Figueras, E
    Pérez-Murano, F
    Esteve, J
    Barniol, N
    [J]. Smart Sensors, Actuators, and MEMS II, 2005, 5836 : 78 - 85
  • [23] Experiments and simulations on a few-electron quantum dot circuit with integrated charge read-out
    Hanson, R
    Elzerman, JM
    van Beveren, LHW
    Vandersypen, LMK
    Zhang, LX
    Matagne, P
    Leburton, JP
    Kouwenhoven, LP
    [J]. PHYSICS OF SEMICONDUCTORS, PTS A AND B, 2005, 772 : 44 - 49
  • [24] Read-out circuit in RT-Fluxgate
    Baglio, S
    Sacco, V
    Bulsara, A
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5910 - 5913
  • [25] A Generic Read-out Circuit for Resistive Transducers
    Yousefzadeh, B.
    Sonmez, U.
    Mehta, N.
    Borremans, J.
    Pertijs, M. A. P.
    Makinwa, K. A. A.
    [J]. 2015 6TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), 2015, : 122 - 125
  • [26] DInterface circuit for a micromechanical microphone read-out
    Marjonen, J
    Rantala, A
    Aberg, M
    Sipola, H
    [J]. BEC 2002: Proceedings of the 8th Biennial Baltic Electronic Conference, 2002, : 39 - 42
  • [27] High-performance DC SQUID read-out electronics
    Drung, D
    [J]. PHYSICA C-SUPERCONDUCTIVITY AND ITS APPLICATIONS, 2002, 368 (1-4): : 134 - 140
  • [28] A high performance integrated readout circuit for wavefront sensors
    Belmonte, Pablo N. Agra
    Abecassis, Ursula V.
    Chaves, Lucas
    Salles, Luciana P.
    de Lima Monteiro, Davies W.
    [J]. SN APPLIED SCIENCES, 2020, 2 (11)
  • [29] A high performance integrated readout circuit for wavefront sensors
    Pablo N. Agra Belmonte
    Ursula V. Abecassis
    Lucas Chaves
    Luciana P. Salles
    Davies W. de Lima Monteiro
    [J]. SN Applied Sciences, 2020, 2
  • [30] A reconfigurable integrated circuit for high performance computer arithmetic
    Miller, NL
    Quigley, SF
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A161 - A164