共 50 条
- [31] Reliability robustness of 65nm BEOL Cu damascene interconnects using porous CVD low-k dielectrics with k=2.2 2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 66 - 67
- [33] Process integration compatibility of low-k and ultra-low-k dielectrics JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (01): : 332 - 335
- [34] Effective Defect Control in TiN Metal Hard Mask Cu/Low-k Dual Damascene Process SEMICONDUCTOR CLEANING SCIENCE AND TECHNOLOGY 13 (SCST 13), 2013, 58 (06): : 143 - 150
- [35] Modeling and Simulation of Cu Drift in Porous low-k Dielectrics SEMICONDUCTORS, DIELECTRICS, AND METALS FOR NANOELECTRONICS 15: IN MEMORY OF SAMARES KAR, 2017, 80 (01): : 327 - 337
- [36] Modeling and Simulation of Cu Diffusion in Porous low-k Dielectrics SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 7, 2017, 77 (05): : 121 - 132
- [37] Blech effect in Cu interconnects with oxide and low-k dielectrics IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 65 - +