Fundamental properties of organic low-k dielectrics usable in the Cu damascene process

被引:5
|
作者
Nomura, Y
Ota, F
Kurino, H
Koyanagi, M
机构
[1] Hitachi Chem Co Ltd, Res & Dev Ctr, Hitachi, Ibaraki 3178555, Japan
[2] Tohoku Univ, Dept Bioengn & Robot, Aoba Ku, Sendai, Miyagi 9808579, Japan
关键词
organic low-k dielectrics; interlayer dielectric; Cu damascene process; chemical mechanical polishing; electrical property evaluation;
D O I
10.1143/JJAP.44.7876
中图分类号
O59 [应用物理学];
学科分类号
摘要
The material parameters for organic low-k dielectrics usable in the damascene process were studied using two different types of polymers with similar low dielectric constants, namely, the PQ-600 thermoplastic polymer and the SILK thermosetting polymer. The resistibility of these polymers in the damascene process was investigated through hard-mask (SiO(2)) deposition, etching and chemical mechanical polishing (CMP) processes using scanning probe microscopy (SPM), scanning electron microscopy (SEM), Fourier transform infrared spectroscopy (FT-IR) and a modified edge liftoff test (m-ELT). For the PQ-600 film, damage was observed in the deposition process and dissolution of the film occurred during chemical cleaning in the etching process. On the other hand, the SILK film was combinable with the Cu damascene process and usable as an interlayer dielectric (ILD) in one-level Cu wiring. A high glass transition temperature (T(g)) and chemical resistance resulting from the thermosetting structure are considered to be the essential properties required for the desired organic low-k dielectrics. In eddition, the electrical properies of the SILK film were investigated using a one-level test element group (TEG) formed through a single Cu damascene process. The dielectric constant of the SILK film extracted from the Cu damascene TEG compared with that of bulk SiO(2) was reduced by 24%. The leakage current measured at 1 MV/cm between the adjoining Cu lines at the TEG pattern with a hard mask was 9.7 x 10(-10) A/cm(2), and dielectric breakdown occurred at 5.5 MV/cm.
引用
收藏
页码:7876 / 7882
页数:7
相关论文
共 50 条
  • [21] Surface preparation challenges with Cu/low-k damascene structures
    Kirkpatrick, B
    CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
  • [22] Integration of Cu and low-k dielectrics:: effect of hard mask and dry etch on electrical performance of damascene structures
    Donaton, RA
    Coenegrachts, B
    Maenhoudt, M
    Pollentier, I
    Struyf, H
    Vanhaelemeersch, S
    Vos, I
    Meuris, M
    Fyen, W
    Beyer, G
    Tokei, Z
    Stucchi, M
    Vervoort, I
    De Roest, D
    Maex, K
    MICROELECTRONIC ENGINEERING, 2001, 55 (1-4) : 277 - 283
  • [23] Influence of visco-elasticity of low-K dielectrics on thermo-mechanical behavior of dual damascene process
    Gonda, V
    Zhang, GQ
    den Toonder, J
    Beijer, J
    Ernst, LJ
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 288 - 294
  • [24] Thermal Stress Control in Cu Dual Damascene Interconnects with Low-k Organic Polymer Film
    Tagami, Masayoshi
    Hayashi, Yoshihiro
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2010, 157 (12) : II1071 - II1077
  • [25] Current and future low-k dielectrics for Cu interconnects
    Kikkawa, T
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 253 - 256
  • [26] Porous low-k dielectrics: Material properties
    Tyberg, C
    Huang, E
    Hedrick, J
    Simonyi, E
    Gates, S
    Cohen, S
    Malone, K
    Wickland, H
    Sankarapandian, M
    Toney, M
    Kim, HC
    Miller, R
    Volksen, W
    Rice, P
    Lurio, L
    POLYMERS FOR MICROELECTRONICS AND NANOELECTRONICS, 2004, 874 : 161 - 172
  • [27] Low-K Breakdown Improvement in 65nm Dual-Damascene Cu Process
    Wang, Qi
    Gan, Howard
    Zhao, Linlin
    Zheng, Kevin
    Bei, Emily
    Ning, Jay
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1316 - 1319
  • [28] Integration and reliability of a manufacturable 130nm dual damascene Cu/low-k process
    Lee, TJ
    Lim, YK
    Zhang, F
    Tan, D
    Siew, YK
    Perera, C
    Bu, XM
    Chong, D
    Vigar, D
    Sun, SC
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 489 - 492
  • [29] Integration of Cu damascene with pore-sealed PECVD porogen low-k (k=2.5) dielectrics for 65nm generation
    Yeh, M. L.
    Chou, C. C.
    Bao, T. I.
    Lin, K. C.
    Chen, I. I.
    Huang, K. P.
    Wu, Z. C.
    Jeng, S. M.
    Yu, C. H.
    Liang, M. S.
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 133 - +
  • [30] Electromigration in submicron dual-damascene Cu/low-k interconnects
    Lee, KD
    Lu, X
    Ogawa, ET
    Matsuhashi, H
    Blaschke, VA
    Augur, R
    Ho, PS
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 599 - 605