共 50 条
- [21] Surface preparation challenges with Cu/low-k damascene structures CLEANING TECHNOLOGY IN SEMICONDUCTOR DEVICE MANUFACTURING VII, PROCEEDINGS, 2002, 2002 (26): : 269 - 280
- [23] Influence of visco-elasticity of low-K dielectrics on thermo-mechanical behavior of dual damascene process FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 288 - 294
- [25] Current and future low-k dielectrics for Cu interconnects INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 253 - 256
- [26] Porous low-k dielectrics: Material properties POLYMERS FOR MICROELECTRONICS AND NANOELECTRONICS, 2004, 874 : 161 - 172
- [27] Low-K Breakdown Improvement in 65nm Dual-Damascene Cu Process 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1316 - 1319
- [28] Integration and reliability of a manufacturable 130nm dual damascene Cu/low-k process 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 489 - 492
- [29] Integration of Cu damascene with pore-sealed PECVD porogen low-k (k=2.5) dielectrics for 65nm generation 2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 133 - +
- [30] Electromigration in submicron dual-damascene Cu/low-k interconnects SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 599 - 605