Improvement in reliability of Cu dual-damascene interconnects using Cu-Al alloy seed

被引：0
|
作者：
Maekawa, K [1 ]
Mori, K [1 ]
Kobayashi, K [1 ]
Kumar, N [1 ]
Chu, S [1 ]
Chen, S [1 ]
Lai, G [1 ]
Diehl, D [1 ]
Yoneda, M [1 ]
机构：
[1] Renesas Technol Corp, Proc Dev Dept, Proc Technol Dev Div, Prod & Technol Unit, Itami, Hyogo 6640005, Japan
来源：
ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004) | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work, the utilization of Cu-AI alloy seed for 90nm node Cu dual-damascene interconnects has been investigated for its effect on reliability improvement. Via reliability, such as stress induced voiding and electromigration resistance, was greatly improved without an unacceptable increase in via resistance. A small amount of Al in Cu seems to help prevent the diffusion of vacancies and Cu atoms in Cu interconnects. Using Cu-AI alloy seed is one of the most promising and simple techniques to improve the via reliability of Cu interconnects for the 65nm node and beyond.
引用
收藏
页码：221 / 226
页数：6
相关论文
共 50 条
  • [31] 64 nm pitch Cu Dual-Damascene Interconnects using Pitch Split Double Exposure Patterning Scheme
    Chen, Shyng-Tsong
    Tomizawa, H.
    Tsumura, K.
    Tagami, M.
    Shobha, H.
    Sankarapandian, M.
    Van der Straten, O.
    Kelly, J.
    Canaperi, D.
    Levin, T.
    Cohen, S.
    Yin, Y.
    Horak, D.
    Ishikawa, M.
    Mignot, Y.
    Koay, C-S.
    Burns, S.
    Halle, S.
    Kato, H.
    Landie, G.
    Xu, Y.
    Scaduto, A.
    Mclellan, E.
    Arnold, J. C.
    Colburn, M.
    Usui, T.
    Spooner, T.
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,
  • [32] 48nm pitch Cu Dual-Damascene Interconnects using Self Aligned Double Patterning Scheme
    Chen, Shyng-Tsong
    Kim, Tae-Soo
    Nam, Seo-woo
    Lafferty, Neal
    Koay, Chiew-Seng
    Saulnier, Nicole, I
    Wang, Wenhui
    Xu, Yongan
    Duclaux, Benjamin
    Mignot, Yann
    Beard, Marcy
    Yin, Yunpeng
    Shobha, Hosadurga
    Van der Straten, Oscar
    He, Ming
    Kelly, James
    Colburn, Matthew
    Spooner, Terry
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [33] A metallurgical prescription for electromigration (EM) reliability improvement in scaled-down, Cu dual damascene interconnects
    Tada, M.
    Abe, M.
    Ohtake, H.
    Furutake, N.
    Tonegawa, T.
    Motoyama, K.
    Tohara, M.
    Ito, F.
    Ueki, M.
    Takeuchi, T.
    Saito, S.
    Fujii, K.
    Sekine, M.
    Hayashi, Y.
    PROCEEDINGS OF THE IEEE 2006 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2006, : 89 - 91
  • [34] Ultrathin CVD barrier/seed for 0.1μm dual damascene Cu interconnects
    Block, C
    McGregor, P
    Kuhn, M
    Drosd, C
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 210 - 212
  • [35] Impact of Cu barrier dielectrics upon stress-induced voiding of dual-damascene copper interconnects
    Ishikawa, K
    Shimazu, H
    Oshima, T
    Noguchi, J
    Tamaru, T
    Aoki, H
    Ando, T
    Iwasaki, T
    Saito, T
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 39 - 41
  • [36] The effect of FSG stability at high temperature on stress-induced voiding in Cu dual-damascene interconnects
    Oh, HS
    Chung, JH
    Lee, JW
    Kang, KH
    Park, DG
    Hah, SR
    Cho, IS
    Park, KM
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 21 - 23
  • [37] Improving reliability of copper dual-damascene interconnects by impurity doping and interface strengthening
    Tada, Munehiro
    Abe, Mari
    Furutake, Naoya
    Ito, Fuminori
    Tonegawa, Takashi
    Sekine, Makoto
    Hayashi, Yoshihiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) : 1867 - 1877
  • [38] Impact of metal deposition process upon reliability of dual-damascene copper interconnects
    Ishikawa, K
    Iwasakia, T
    Fujii, T
    Nakajima, N
    Miyauchi, M
    Ohshima, T
    Noguchi, J
    Aoki, H
    Saito, T
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 24 - 26
  • [39] Application Of Ti-Based Self-Formation Barrier Layers To Cu Dual-Damascene Interconnects
    Ito, Kazuhiro
    Ohmori, Kazuyuki
    Kohama, Kazuyuki
    Mori, Kenichi
    Maekawa, Kazuyoshi
    Asai, Koyu
    Murakami, Masanori
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 91 - +
  • [40] Requirements for dual-damascene Cu-linewidth resistivity measurements
    Turner, Timothy
    2000, PennWell Publ Co, United States (43)
12345