Improvement in reliability of Cu dual-damascene interconnects using Cu-Al alloy seed

被引:0
|
作者
Maekawa, K [1 ]
Mori, K [1 ]
Kobayashi, K [1 ]
Kumar, N [1 ]
Chu, S [1 ]
Chen, S [1 ]
Lai, G [1 ]
Diehl, D [1 ]
Yoneda, M [1 ]
机构
[1] Renesas Technol Corp, Proc Dev Dept, Proc Technol Dev Div, Prod & Technol Unit, Itami, Hyogo 6640005, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the utilization of Cu-AI alloy seed for 90nm node Cu dual-damascene interconnects has been investigated for its effect on reliability improvement. Via reliability, such as stress induced voiding and electromigration resistance, was greatly improved without an unacceptable increase in via resistance. A small amount of Al in Cu seems to help prevent the diffusion of vacancies and Cu atoms in Cu interconnects. Using Cu-AI alloy seed is one of the most promising and simple techniques to improve the via reliability of Cu interconnects for the 65nm node and beyond.
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [21] Direct observation of a critical length effect in dual-damascene Cu/oxide interconnects
    Ogawa, ET
    Bierwag, AJ
    Lee, KD
    Matsuhashi, H
    Justison, PR
    Ramamurthi, AN
    Ho, PS
    Blaschke, VA
    Griffiths, D
    Nelsen, A
    Breen, M
    Havemann, RH
    APPLIED PHYSICS LETTERS, 2001, 78 (18) : 2652 - 2654
  • [22] New reliability failure by water absorption into low-k SiOCH dielectric on Cu dual-damascene interconnects
    Tsumura, K
    Miyajima, H
    Ito, S
    Usui, T
    Shibata, H
    ADVANCED METALLIZATION CONFERENCE 2005 (AMC 2005), 2006, : 701 - 706
  • [23] Electromigration reliability of dual damascene Cu/CVD SiOC interconnects
    Tsai, MH
    Augur, R
    Blaschke, V
    Havemann, RH
    Ogawa, ET
    Ho, PS
    Yeh, WK
    Shue, SL
    Yu, CH
    Liang, MS
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 266 - 268
  • [24] Electromigration reliability of 60 nm dual damascene Cu interconnects
    Pyun, J. W.
    Baek, W. -C.
    Denning, D.
    Knorr, A.
    Smith, L.
    Pfeifer, K.
    Ho, P. S.
    PROCEEDINGS OF THE IEEE 2006 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2006, : 107 - +
  • [25] Effect of Cu3Sn coatings on electromigration lifetime improvement of Cu dual-damascene interconnects -: art. no. 211103
    Yan, MY
    Suh, JO
    Ren, F
    Tu, KN
    Vairagar, AV
    Mhaisalkar, SG
    Krishnamoorthy, A
    APPLIED PHYSICS LETTERS, 2005, 87 (21) : 1 - 3
  • [26] Temperature-dependent stress-induced voiding in dual-damascene Cu interconnects
    Wu ZhenYu
    Yang YinTang
    Chai ChangChun
    Li YueJin
    Wang JiaYou
    Liu Jing
    Liu Bin
    MICROELECTRONICS RELIABILITY, 2008, 48 (04) : 578 - 583
  • [27] Electromigration study of Cu dual-damascene interconnects with a CVD MSQ low k dielectric
    Lu, X
    Lee, KD
    Yoon, S
    Matsuhashi, H
    Lu, M
    Zhang, K
    Ho, PS
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 127 - 132
  • [28] Electromigration behavior of dual-damascene Cu interconnects-structure, width, and length dependences
    Vairagar, AV
    Mhaisalkar, SG
    Krishnamoorthy, A
    MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 747 - 754
  • [29] Stress relaxation in dual-damascene cu interconnects to suppress stress-induced voiding
    Kawano, M
    Fukase, T
    Yamamoto, Y
    Ito, T
    Yokogawa, S
    Tsuda, H
    Kunimune, Y
    Saitoh, T
    Ueno, K
    Sekine, M
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 210 - 212
  • [30] Effects of Ti addition on via reliability in Cu dual Damascene interconnects
    Ueki, M
    Hiroi, M
    Ikarashi, N
    Onodera, T
    Furutake, N
    Inoue, N
    Hayashi, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1883 - 1891