Analytical Model of Subthreshold Drain Current Characteristics of Ballistic Silicon Nanowire Transistors

被引:1
|
作者
Xu, Wanjie [1 ]
Wong, Hei [1 ]
Iwai, Hiroshi [2 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China
[2] Tokyo Inst Technol, Frontier Res Ctr, Yokohama, Kanagawa 2268502, Japan
关键词
THRESHOLD VOLTAGE; COMPACT MODEL; GATE; TRANSPORT;
D O I
10.1155/2015/605987
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A physically based subthreshold current model for silicon nanowire transistors working in the ballistic regime is developed. Based on the electric potential distribution obtained from a 2D Poisson equation and by performing some perturbation approximations for subband energy levels, an analytical model for the subthreshold drain current is obtained. The model is further used for predicting the subthreshold slopes and threshold voltages of the transistors. Our results agree well with TCAD simulation with different geometries and under different biasing conditions.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Ultrashort Channel Silicon Nanowire Transistors with Nickel Silicide Source/Drain Contacts
    Tang, Wei
    Dayeh, Shadi A.
    Picraux, S. Tom
    Huang, Jian Yu
    Tu, King-Ning
    NANO LETTERS, 2012, 12 (08) : 3979 - 3985
  • [42] Effects of source-drain underlaps on the performance of silicon nanowire on insulator transistors
    Bhowmick, Sishir
    Alam, Khairul
    NANO-MICRO LETTERS, 2010, 2 (02) : 83 - 88
  • [43] ANALYTICAL DRAIN CURRENT MODELS FOR ALGAAS/GAAS MODFETS INCLUDING SUBTHRESHOLD CONDUCTION
    DE, VK
    MEINDL, JD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (05) : 596 - 604
  • [44] Analytical Drain-current Model for RF Flexible Graphene Filed-Effect Transistors
    Wang, Yan
    Lan, Yu
    Wu, Yunqiu
    Xu, Yuehang
    PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, : 372 - 374
  • [45] Comparative study on drain current conduction mechanisms of (100)- and (111)-silicon nanowire using a quantitative current model
    Yeok In Choi
    Sangmin Lee
    Microsystem Technologies, 2019, 25 : 2059 - 2066
  • [46] A Simple Leakage Current Model for Polycrystalline Silicon Nanowire Thin-Film Transistors
    He, Hongyu
    He, Jin
    Deng, Wanling
    Wang, Hao
    Hu, Yue
    Zhu, Xiaoan
    Zheng, Xueren
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [47] Comparative study on drain current conduction mechanisms of (100)- and (111)-silicon nanowire using a quantitative current model
    Choi, Yeok In
    Lee, Sangmin
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2019, 25 (05): : 2059 - 2066
  • [48] Surface-Potential-Based Drain Current Analytical Model for Triple-Gate Junctionless Nanowire Transistors (vol 59, pg 3510, 2012)
    Trevisoli, Renan
    Doria, Rodrigo Trevisoli
    de Souza, Michelly
    Das, Samaresh
    Ferain, Isabelle
    Pavanello, Marcelo Antonio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 527 - 527
  • [49] Accounting for Short Channel Effects in the Drain Current Modeling of Junctionless Nanowire Transistors
    Trevisoli, R. D.
    Doria, R. T.
    de Souza, M.
    Pavanello, M. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 207 - 214
  • [50] A Two Dimensional Analytical Model of Drain to Source Current and Subthreshold Slope of a Triple Material Double Gate MOSFET
    Mahmud, M. A.
    Subrina, S.
    2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 92 - 95