Analytical Model of Subthreshold Drain Current Characteristics of Ballistic Silicon Nanowire Transistors

被引:1
|
作者
Xu, Wanjie [1 ]
Wong, Hei [1 ]
Iwai, Hiroshi [2 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China
[2] Tokyo Inst Technol, Frontier Res Ctr, Yokohama, Kanagawa 2268502, Japan
关键词
THRESHOLD VOLTAGE; COMPACT MODEL; GATE; TRANSPORT;
D O I
10.1155/2015/605987
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A physically based subthreshold current model for silicon nanowire transistors working in the ballistic regime is developed. Based on the electric potential distribution obtained from a 2D Poisson equation and by performing some perturbation approximations for subband energy levels, an analytical model for the subthreshold drain current is obtained. The model is further used for predicting the subthreshold slopes and threshold voltages of the transistors. Our results agree well with TCAD simulation with different geometries and under different biasing conditions.
引用
收藏
页数:8
相关论文
共 50 条
  • [21] Effect of elastic processes and ballistic recovery in silicon nanowire transistors
    D. Basu
    M. J. Gilbert
    S. K. Banerjee
    Journal of Computational Electronics, 2007, 6 : 113 - 116
  • [22] Effect of elastic processes and ballistic recovery in silicon nanowire transistors
    Basu, D.
    Gilbert, M. J.
    Banerjee, S. K.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2007, 6 (1-3) : 113 - 116
  • [23] A surface potential based subthreshold drain current model for short-channel MOS transistors
    Baishya, S.
    Mallik, A.
    Sarkar, C. K.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (09) : 1066 - 1069
  • [24] Strained Silicon Nanowire Transistors With Germanium Source and Drain Stressors
    Liow, Tsung-Yang
    Tan, Kian-Ming
    Lee, Rinus Tek Po
    Zhu, Ming
    Tan, Ben Lian-Huat
    Balasubramanian, N.
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (11) : 3048 - 3055
  • [25] Drain current model for short-channel triple gate junctionless nanowire transistors
    Paz, B. C.
    Casse, M.
    Barraud, S.
    Reimbold, G.
    Faynot, O.
    Avila-Herrera, F.
    Cerdeira, A.
    Pavanello, M. A.
    MICROELECTRONICS RELIABILITY, 2016, 63 : 1 - 10
  • [26] Analytical Drain Current Model for Non-Ballistic Schottky-Barrier CNTFETs
    Bejenari, Igor
    Schroter, Michael
    Claus, Martin
    2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 90 - 93
  • [27] Analytical drain current model development of twin gate TFET in subthreshold and super threshold regions
    Raut, Pratikhya
    Nanda, Umakanta
    Panda, Deepak Kumar
    MICROELECTRONICS JOURNAL, 2023, 135
  • [28] Phonon-assisted ballistic to diffusive crossover in silicon nanowire transistors
    Gilbert, MJ
    Akis, R
    Ferry, DK
    JOURNAL OF APPLIED PHYSICS, 2005, 98 (09)
  • [29] Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors
    Fan, Jiewen
    Li, Ming
    Xu, Xiaoyan
    Yang, Yuancheng
    Xuan, Haoran
    Huang, Ru
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) : 213 - 219
  • [30] A Gaussian approach for analytical subthreshold current model of cylindrical nanowire FET with quantum mechanical effects
    Sharma, Sanjeev Kumar
    Raj, Balwinder
    Khosla, Mamta
    MICROELECTRONICS JOURNAL, 2016, 53 : 65 - 72