Simultaneous multithreading trace processors

被引：0
|
作者：
Wang, KF [1 ]
Ji, ZZ [1 ]
Hu, MZ [1 ]
机构：
[1] Harbin Inst Technol, Dept Comp Sci & Technol, Harbin 150001, Peoples R China
来源：
ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS | 2003年 / 2834卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we propose a new next generation high-performance micro-architecture based on the combination of simultaneous multithreading and trace processor. By exploiting both Instruction-Level Parallelism and Thread-Level Parallelism, Simultaneous Multithreading Trace Processor can be expected to achieve higher performance than SMT or Trace Processor individual. We describe the organization of SMT Trace Processor architecture and some fundamental techniques. A path-based multiple traces prediction mechanism is also described in the paper.
引用
收藏
页码：96 / 103
页数：8
相关论文
共 50 条
  • [21] Design of Interleaved Multithreading for Network Processors on Chip
    Freitas, Henrique C.
    Madruga, Felipe L.
    Alves, Marco A. Z.
    Navaux, Philippe O. A.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2213 - 2216
  • [22] Modeling and analysis of simultaneous multithreading
    Zuberek, W. M.
    ASMTA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON ANALYTICAL AND STOCHASTIC MODELLING TECHNIQUES AND APPLICATIONS, 2007, : 115 - 120
  • [23] Branch prediction and simultaneous multithreading
    Hily, S
    Seznec, A
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 169 - 173
  • [24] A Distributed Thread Scheduler for Dynamic Multithreading on Throughput Processors
    Yen, Ta-Kan
    Kuo, Hsien-Kai
    Lai, Bo-Cheng Charles
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [25] Clustered microarchitecture simultaneous multithreading
    Lee, SW
    Gaudiot, JL
    EURO-PAR 2003 PARALLEL PROCESSING, PROCEEDINGS, 2003, 2790 : 576 - 585
  • [26] A Distributed Thread Scheduler for Dynamic Multithreading on Throughput Processors
    Yen, Ta-Kan
    Kuo, Hsien-Kai
    Lai, Bo-Cheng Charles
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [27] MispredTable: A Side Branch Predictor to TAGE in Multithreading Processors
    Yang, Xincheng
    Mai, Songping
    Bao, Rongxin
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [28] JMA: The Java-multithreading architecture for embedded processors
    Computer Laboratory, University of Cambridge, Cambridge, United Kingdom
    Proc IEEE Int Conf Comput Des VLSI Comput Process, 1600, (527-529):
  • [29] Fault Tolerance on Multicore Processors using Deterministic Multithreading
    Mushtaq, Hamid
    Al-Ars, Zaid
    Bertels, Koen
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [30] Trace processors
    Rotenberg, E
    Jacobson, Q
    Sazeides, Y
    Smith, J
    THIRTIETH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, 1997, : 138 - 148
12345