Fast high-level fault simulator

被引：0

作者：

Deniziak, S ^{[1
]}

Sapiecha, K ^{[1
]}

机构：

[1] Krakow Tech Univ, PL-31155 Krakow, Poland

来源：

ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper a new fast fault simulation technique is presented for calculation fault propagation through High Level Primitives (HLPs). Reduced Ordered Ternary Decision Diagrams are used to describe HLPs. The technique is implemented in HTDD fault simulator. The simulator is evaluated with some ITC99 benchmarks. Besides high efficiency (in comparison with existing fault simulators) it shows flexibility for adoption of wide range of fault models.

引用

页码：583 / 586

页数：4

共 50 条

[41] Fast and slow curiosity for high-level exploration in reinforcement learning
Bougie, Nicolas
Ichise, Ryutaro
APPLIED INTELLIGENCE, 2021, 51 (02) : 1086 - 1107
[42] HIGH-LEVEL WASTE PROCESSING AND FAST REACTOR WASTE PROCESSING
BLANCO, RE
NUCLEAR SAFETY, 1970, 11 (04): : 334 - &
[43] FINaL: Driving High-Level Fault Injection Campaigns with Natural Language
Abdelaziz, Khaled Galal Abdelwahab
Goergen, Ralph
Fey, Goerschwin
2023 IEEE EUROPEAN TEST SYMPOSIUM, ETS, 2023,
[44] Fault Tolerance Properties of Systems Generated with the Use of High-Level Synthesis
Lojda, Jakub
Podivinsky, Jakub
Kotasek, Zdenek
PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
[45] A fault-secure high-level synthesis algorithm for RDR architectures
Tanaka S.
Yanagisawa M.
Ohtsuki T.
Togawa N.
IPSJ Transactions on System LSI Design Methodology, 2011, 4 : 150 - 165
[46] High-level decision diagram based fault models for targeting FSMs
Raik, Jaan
Ubar, Raimund
Viilukas, Taavi
DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 353 - +
[47] Quantifying the Accuracy of High-Level Fault Injection Techniques for Hardware Faults
Wei, Jiesheng
Thomas, Anna
Li, Guanpeng
Pattabiraman, Karthik
2014 44TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN), 2014, : 375 - 382
[48] A high-level synthesis approach to design of fault-tolerant systems
Buonanno, G
Pugassi, M
Sami, MG
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 356 - 361
[49] On the Fault Coverage of High-level Test Derivation Methods for Digital Circuits
Lopez, Jorge
Vinarsky, Evgeny
Laputenko, Andrey
2017 18TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM), 2017, : 184 - 189
[50] Fault Diagnosis for High-Level Applications Based on Dynamic Bayesian Network
Li, Zhiqing
Cheng, Lu
Qiu, Xue-song
Wu, Li
MANAGEMENT ENABLING THE FUTURE INTERNET FOR CHANGING BUSINESS AND NEW COMPUTING SERVICES, PROCEEDINGS, 2009, 5787 : 61 - 70

← 1 2 3 4 5 →