Fast high-level fault simulator

被引：0
|
作者：
Deniziak, S [1 ]
Sapiecha, K [1 ]
机构：
[1] Krakow Tech Univ, PL-31155 Krakow, Poland
来源：
ICECS 2004: 11TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper a new fast fault simulation technique is presented for calculation fault propagation through High Level Primitives (HLPs). Reduced Ordered Ternary Decision Diagrams are used to describe HLPs. The technique is implemented in HTDD fault simulator. The simulator is evaluated with some ITC99 benchmarks. Besides high efficiency (in comparison with existing fault simulators) it shows flexibility for adoption of wide range of fault models.
引用
收藏
页码：583 / 586
页数：4
相关论文
共 50 条
  • [1] On the Development of a High-Level Fault Simulator for the Analysis of Performance Faults on Speculative Modules
    Floridia, A.
    Margelli, R.
    Sanchez, E.
    2017 18TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS 2017), 2017,
  • [2] MILSIM - A HIGH-LEVEL DIGITAL SIMULATOR
    VISSERS, KA
    MICROPROCESSING AND MICROPROGRAMMING, 1985, 16 (2-3): : 191 - 191
  • [3] INTERACTIVE ROBOT SIMULATOR FOR HIGH-LEVEL TASKS
    KITAJIMA, K
    COMPUTER-AIDED DESIGN, 1988, 20 (02) : 93 - 99
  • [4] High-Level System-on-Chip Simulator
    Orlov, Aleksandr
    Syschikov, Alexey
    PROCEEDINGS OF THE 11TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2012, : 136 - 142
  • [5] Fast Reliability Exploration for Embedded Processors via High-level Fault Injection
    Wang, Zheng
    Chen, Chao
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 265 - 272
  • [6] A high-level simulator for Network-on-Chip
    Paris, Paulo Cesar Donizeti
    Pedrino, Emerson Carlos
    INTEGRATED COMPUTER-AIDED ENGINEERING, 2025, 32 (01) : 55 - 71
  • [7] HIGH-LEVEL SIMULATOR SPOTS CHIP FAULTS EARLY
    NAEGELE, T
    ELECTRONICS-US, 1986, 59 (15): : 21 - 22
  • [8] Developing a high-level fault simulation standard
    Deniziak, S
    Sapiecha, K
    COMPUTER, 2001, 34 (05) : 89 - 90
  • [9] Approach to evaluate the high-level fault models
    Yang, Xiutao
    Lu, Wei
    Li, Xiaowei
    Jisuanji Gongcheng/Computer Engineering, 2006, 32 (04): : 228 - 229
  • [10] Evolution of controllers from a high-level simulator to a high DOF robot
    Hornby, GS
    Takamura, S
    Hanagata, O
    Fujita, M
    Pollack, J
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2000, 1801 : 80 - 89
12345