Trojans Modifying Soft-Processor Instruction Sequences Embedded in FPGA Bitstreams

被引:0
|
作者
San, Ismail [1 ,2 ]
Fern, Nicole [2 ]
Koc, Cetin Kaya [2 ]
Cheng, Kwang-Ting [2 ]
机构
[1] Anadolu Univ, Eskisehir, Turkey
[2] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA
关键词
Security; Trojan; System-on-chip; FPGA;
D O I
10.1109/FPL.2016.7577347
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Reconfigurable platforms such as FPGAs and CPLDs are used to implement flexible and lightweight embedded systems often using soft-processors and a fixed instruction sequence stored in block memories. The bitstream format is proprietary for most vendors, however, in this work we demonstrate how to identify and extract block memory contents within the bitstream, allowing an adversary to learn and possibly modify the fixed instruction sequence. Manipulating the instruction sequence by inserting a Trojan in the bitstream as opposed to in the RTL code allows an adversary to bypass many verification steps. Moreover, the proposed Trojans only add extra instructions to the sequence to leak secret information, and do not change the original program behavior, making them virtually impossible to detect using functional tests. We present a case study where a Trojan is injected into a MIPS AES encryption program to leak internal state information by adding extra instructions from the available ones without changing the original program behavior.
引用
收藏
页数:4
相关论文
共 8 条
  • [1] Microarchitectural Comparison of the MXP and Octavo Soft-Processor FPGA Overlays
    Laforest, Charles Eric
    Anderson, Jason H.
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2017, 10 (03)
  • [2] Locomotion of a modular worm-like robot using a FPGA-based embedded MicroBlaze soft-processor
    Gonzalez-Gomez, J
    Aguayo, E
    Boemo, E
    [J]. CLIMBING AND WALKING ROBOTS, 2005, : 869 - 878
  • [3] FPGA/SOFT-PROCESSOR BASED REAL-TIME OBJECT TRACKING SYSTEM
    Ali, Usman
    Malik, M. B.
    Munawar, Khalid
    [J]. 2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 33 - 37
  • [4] An Efficient Instruction Fetch Architecture for a RISC-V Soft Processor on an FPGA
    Miyazaki, Hiromu
    Miura, Junya
    Kise, Kenji
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
  • [5] Design and Implementation of FPGA Soft Core Processor forLow Power Multicore Embedded Systemusing VHDL
    Kinage, Manjusha M.
    Khairnar, D. G.
    [J]. 2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 328 - 332
  • [6] APPLICATION-ADAPTIVE RECONFIGURATION OF MEMORY ADDRESS SHUFFLER FOR FPGA-EMBEDDED INSTRUCTION-SET PROCESSOR
    Kwon, Young-Su
    Eum, Nak-Woong
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (07) : 1435 - 1447
  • [7] APPLICATION-ADAPTIVE RECONFIGURATION OF MEMORY ADDRESS SHUFFLER FOR FPGA-EMBEDDED INSTRUCTION-SET PROCESSOR
    Kwon, Young-Su
    Koo, Bon-Tae
    Eum, Nak-Woong
    [J]. 2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 209 - 214
  • [8] Implementation of 4-Bit Data Transmission for Accessing SD Card with FPGA Embedded Soft Processor
    Ujjan, Gul Munir
    Malik, Abdul
    Ahmed, Shakil
    Abdullah, Mohd Zaid
    [J]. PROCEEDINGS OF 2019 4TH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION TECHNOLOGY (ICIIT 2019), 2019, : 67 - 72