SIFOpt - Fixed-point implementations of calculations from floating-point descriptions

被引:0
|
作者
Buehler, David M. [1 ]
Donohoe, Gregory W. [1 ]
机构
[1] Univ Idaho, Dept Comp Sci, CAMBR, Moscow, ID 83844 USA
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
Signal and image processing and control algorithms are typically developed using double-precision floating point arithmetic, in a high-level software design environment such as Matlab/Sirnulink, IDL, or C/C++. The avionics system designer must implement these computations in a platform that satisfies the constraints of on- board data processing such as size, weight, power consumption and radiation hardness. The ability to implement math-intensive signal processing and control algorithms on simple, integer-only hardware would greatly increase the avionics system designer's options. This paper presents a methodology and software tool for generating fixed point computations, enabling integer-only processors to achieve numerical accuracy comparable to floating point, faster and with reduced size, weight, cost, and power consumption. The methodology has been successfully demonstrated on image focal plane array calibration, Fourier transform hyperspectral imager data conversion, wavelet-based feature selection, and various pattern recognition tasks.
引用
收藏
页码:2408 / 2414
页数:7
相关论文
共 50 条
  • [21] Design and Implementation of Adaptive Binary Divider for Fixed-Point and Floating-Point Numbers
    Bora, Satyajit
    Paily, Roy
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (02) : 1131 - 1145
  • [22] Converting Executable Floating-Point Models to Executable and Synthesizable Fixed-Point Models
    Riche, Taylor L.
    Nagle, Jim
    Xu, Joyce
    Hubbard, Don
    2019 ACM/IEEE 22ND INTERNATIONAL CONFERENCE ON MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS COMPANION (MODELS-C 2019), 2019, : 354 - 361
  • [23] Design and Implementation of Adaptive Binary Divider for Fixed-Point and Floating-Point Numbers
    Satyajit Bora
    Roy Paily
    Circuits, Systems, and Signal Processing, 2022, 41 : 1131 - 1145
  • [24] Accelerating floating-point to fixed-point data type conversion with evolutionary algorithms
    Rosa, L. S.
    Toledo, C. F. M.
    Bonato, V.
    ELECTRONICS LETTERS, 2015, 51 (03) : 244 - 246
  • [25] A SURVEY OF FLOATING-POINT ARITHMETIC IMPLEMENTATIONS
    ERCEGOVAC, MD
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 431 : 60 - 64
  • [26] An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design
    Roy, S
    Banerjee, P
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 484 - 487
  • [27] Optimal fixed-point VLSI structure of a floating-point based digital filter design
    Wu, AY
    Hwang, KF
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : D375 - D378
  • [28] Toward Scalable Source Level Accuracy Analysis for Floating-point to Fixed-point Conversion
    Deest, Gael
    Yuki, Tomofumi
    Sentieys, Olivier
    Derrien, Steven
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 726 - 733
  • [29] Customizing Fixed-Point and Floating-Point Arithmetic - A Case Study in K-Means Clustering
    Barrois, Benjamin
    Sentieys, Olivier
    2017 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2017,
  • [30] Decimal Floating-Point Multiplier With Binary-Decimal Compression Based Fixed-Point Multiplier
    Gao, Shuli
    Al-Khalili, Dhamin
    Langlois, J. M. Pierre
    Chabini, Noureddine
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,