High-Performance Ethernet-Based Communications for Future Multi-Core Processors

被引:0
|
作者
Schlansker, Michael
Chitlur, Nagabhushan
Oertli, Erwin
Stillwell, Paul M., Jr.
Rankin, Linda
Bradford, Dennis
Carter, Richard J.
Mudigonda, Jayaram
Binkert, Nathan
Jouppi, Norman P.
机构
来源
2007 ACM/IEEE SC07 CONFERENCE | 2010年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data centers and HPC clusters often incorporate specialized networking fabrics to satisfy system requirements. However, Ethernet's low cost and high performance are causing a shift from specialized fabrics toward standard Ethernet. Although Ethernet's low-level performance approaches that of specialized fabrics, the features that these fabrics provide such as reliable in-order delivery and flow control are implemented, in the case of Ethernet, by endpoint hardware and software. Unfortunately, current Ethernet endpoints are either slow (commodity NICs with generic TCP/IP stacks) or costly (offload engines). To address these issues, the JNIC project developed a novel Ethernet endpoint. JNIC's hardware and software were specifically designed for the requirements of high-performance communications within future data-centers and compute clusters. The architecture combines capabilities already seen in advanced network architectures with new innovations to create a comprehensive solution for scalable and high-performance Ethernet. We envision a JNIC architecture that is suitable for most in-data-center communication needs.
引用
收藏
页码:115 / 126
页数:12
相关论文
共 50 条
  • [41] ML Processors Are Going Multi-Core: A performance dream or a scheduling nightmare?
    Verhelst M.
    Shi M.
    Mei L.
    IEEE Solid-State Circuits Magazine, 2022, 14 (04): : 18 - 27
  • [42] High-performance multi-core video stream transmission model based on PF_RING
    Li X.
    Fan Z.
    Cao Z.
    Hu Z.
    Chen G.
    Fan, Zhijie (aaronzfan@126.com), 1670, Beijing University of Aeronautics and Astronautics (BUAA) (46): : 1670 - 1676
  • [43] High-Performance Algebraic Multigrid Solver Optimized for Multi-Core Based Distributed Parallel Systems
    Park, Jongsoo
    Smelyanskiy, Mikhail
    Yang, Ulrike Meier
    Mudigere, Dheevatsa
    Dubey, Pradeep
    PROCEEDINGS OF SC15: THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2015,
  • [44] Performance effect of localized thread schedules in heterogeneous multi-core processors
    Sibai, Fadi N.
    2007 INNOVATIONS IN INFORMATION TECHNOLOGIES, VOLS 1 AND 2, 2007, : 69 - 73
  • [45] ON THE PERFORMANCE AND TECHNOLOGICAL IMPACT OF ADDING MEMORY CONTROLLERS IN MULTI-CORE PROCESSORS
    Carlos Sancho, Jose
    Kerbyson, Darren J.
    Lang, Michael
    PARALLEL PROCESSING LETTERS, 2010, 20 (04) : 341 - 357
  • [46] Efficient Performance Evaluation of Multi-Core SIMT Processors with Hot Redundancy
    Mozafari, Seyyed Hasan
    Meyer, Brett H.
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2018, 6 (04) : 498 - 510
  • [47] A PERFORMANCE COMPARISON OF A VAXCLUSTER AND AN ETHERNET-BASED ARCHITECTURE
    HAC, A
    JOHNSON, TJ
    PERFORMANCE EVALUATION, 1987, 7 (01) : 77 - 77
  • [48] Ethernet-based real-time communications with PROFINET IO
    Neumann, P
    Pöschmann, A
    PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL, MODELING AND SIMULATION, 2005, : 54 - 61
  • [49] A Task Scheduling Algorithm for Multi-core Processors
    Yao, Xuanxia
    Geng, Peng
    Du, Xiaojiang
    2013 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT), 2013, : 259 - 264
  • [50] Parallel XML transformations on multi-core processors
    Sun, Yuanhao
    Li, Tianyou
    Zhang, Qi
    Yang, Jia
    Liao, Shih-wei
    ICEBE 2007: IEEE INTERNATIONAL CONFERENCE ON E-BUSINESS ENGINEERING, PROCEEDINGS, 2007, : 701 - 708