High-Performance Ethernet-Based Communications for Future Multi-Core Processors

被引:0
|
作者
Schlansker, Michael
Chitlur, Nagabhushan
Oertli, Erwin
Stillwell, Paul M., Jr.
Rankin, Linda
Bradford, Dennis
Carter, Richard J.
Mudigonda, Jayaram
Binkert, Nathan
Jouppi, Norman P.
机构
来源
2007 ACM/IEEE SC07 CONFERENCE | 2010年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data centers and HPC clusters often incorporate specialized networking fabrics to satisfy system requirements. However, Ethernet's low cost and high performance are causing a shift from specialized fabrics toward standard Ethernet. Although Ethernet's low-level performance approaches that of specialized fabrics, the features that these fabrics provide such as reliable in-order delivery and flow control are implemented, in the case of Ethernet, by endpoint hardware and software. Unfortunately, current Ethernet endpoints are either slow (commodity NICs with generic TCP/IP stacks) or costly (offload engines). To address these issues, the JNIC project developed a novel Ethernet endpoint. JNIC's hardware and software were specifically designed for the requirements of high-performance communications within future data-centers and compute clusters. The architecture combines capabilities already seen in advanced network architectures with new innovations to create a comprehensive solution for scalable and high-performance Ethernet. We envision a JNIC architecture that is suitable for most in-data-center communication needs.
引用
收藏
页码:115 / 126
页数:12
相关论文
共 50 条
  • [21] The Cache-Core Architecture to Enhance the Memory Performance on Multi-Core Processors
    Mori, Yosuke
    Kise, Kenji
    2009 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT 2009), 2009, : 445 - 450
  • [22] Thermal modeling of multi-core processors
    Xu, Guoping
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 96 - 100
  • [23] Power Consumption in Multi-core Processors
    Balakrishnan, M.
    CONTEMPORARY COMPUTING, 2012, 306 : 3 - 3
  • [24] High-throughput Traffic Classification on Multi-core Processors
    Tong, Da
    Qu, Yun R.
    Prasanna, Viktor K.
    2014 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING (HPSR), 2014, : 138 - 145
  • [25] PERFORMANCE EVALUATION OF AN IP-SAN INITIATOR BASED ON MULTI-CORE NETWORK PROCESSORS
    Li, Mingzhe
    Zhang, Wu
    Chen, Xiao
    Dong, Xiaofei
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 1 - 5
  • [26] A Performance Counter-based Control Flow Checking Technique for Multi-core Processors
    Ahmad, Hussien Al-haj
    Sedaghat, Yasser
    Rezaei, Mohammadreza
    PROCEEDINGS OF THE 2017 7TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2017, : 461 - 466
  • [27] High-Performance Packet Classification on Multi-Core Network Processing Platforms
    亓亚烜
    薛一波
    李军
    TsinghuaScienceandTechnology, 2011, 16 (04) : 432 - 439
  • [28] YHFT-QDSP: High-Performance Heterogeneous Multi-Core DSP
    Shu-Ming Chen
    Jiang-Hua Wan
    Jian-Zhuang Lu
    Zhong Liu
    Hai-Yan Sun
    Yong-Jie Sun
    Heng-Zhu Liu
    Xiang-Yuan Liu
    Zhen-Tao Li
    Yi Xu
    Xiao-Wen Chen
    Journal of Computer Science and Technology, 2010, 25 : 214 - 224
  • [29] Ethernet-based Multi-Display-Link
    不详
    ATP EDITION, 2009, (07): : 33 - 33
  • [30] YHFT-QDSP:High-Performance Heterogeneous Multi-Core DSP
    陈书明
    万江华
    鲁建壮
    刘仲
    孙海燕
    孙永节
    刘衡竹
    刘祥远
    李振涛
    徐毅
    陈小文
    JournalofComputerScience&Technology, 2010, 25 (02) : 214 - 224