An on-chip metastability measurement circuit to characterize synchronization behavior in 65nm

被引：0
|
作者：
Beer, Salomon [1 ,2 ]
Ginosar, Ran [1 ]
Priel, Michael [2 ]
Dobkin, Rostislav [1 ]
Kolodny, Avinoam [1 ]
机构：
[1] Technion Israel Inst Technol, EE Dept, Haifa, Israel
[2] Freescale Semicond, Austin, TX USA
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Recent synchronizer metastability measurements indicate degradation of MTBF with technology scaling, calling for measurement and calibration circuits in 65nm circuits and beyond. An on-chip metastability measurement circuit was fabricated in a 65nm 1.1V bulk CMOS. A fully digital on-chip measurement system is presented here that helps to characterize synchronizers in future technologies. Different types of synchronizers were measured and compared. The standard library FF is demonstrated to have lower tau value than various feedback flip-flops.
引用
收藏
页码：2593 / 2596
页数：4
相关论文
共 50 条
  • [41] Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology
    Moradi, Farshad
    Tuan Vu Cao
    Wisland, Dag T.
    Aunet, Snorre
    Mahmoodi, Hamid
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [42] A 65nm CMOS Technology Radiation-Hard Bandgap Reference Circuit
    Vergine, Tommaso
    Michelis, Stefano
    De Matteis, Marcello
    Baschirotto, Andrea
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [43] Real Chip Performance Evaluation on Through Chip Interface IP for Renesas SOTB 65nm Process
    Kayashima, Hideto
    Kojima, Takuya
    Okuhara, Hayate
    Shidei, Tsunaaki
    Amano, Hideharu
    2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 269 - 274
  • [44] Measurement precision of CD-SEM for 65nm technology node
    Abe, H
    Motoki, H
    Ikeda, T
    Yamazaki, Y
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 929 - 939
  • [45] On-chip Delay Measurement Circuit for Reliability Characterization of SRAM
    Verma, Pankaj
    Halba, Rohit
    Patel, Hemant
    Baghini, Maryam Shojaei
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 331 - 336
  • [46] Compact 60GHz On-Chip Antenna in 65nm CMOS Technology With Circular and Linear Polarization for Millimeter- Wave Application
    Masrouri, Arash
    Amiri, Nasrin
    2018 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION & USNC/URSI NATIONAL RADIO SCIENCE MEETING, 2018, : 369 - 370
  • [47] A Low Overhead On-chip Path Delay Measurement Circuit
    Pei, Songwei
    Li, Huawei
    Li, Xiaowei
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 145 - 150
  • [48] Characterization of on-chip balun with patterned floating shield in 65 nm CMOS
    韦家驹
    王志功
    半导体学报, 2011, 32 (10) : 67 - 73
  • [49] Characterization of on-chip balun with patterned floating shield in 65 nm CMOS
    Wei Jiaju
    Wang Zhigong
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
  • [50] Chip package interaction for 65nm CMOS technology with C4 interconnections
    Farooq, Mukta
    Melville, Ian
    Muzzy, Christopher
    McLaughlin, Paul V.
    Hannon, Robert
    Sauter, Wolfgang
    Muncy, Jennifer
    Questad, David
    Carey, Charles
    Cullinan-Scholl, Mary
    McGahay, Vincent
    Angyal, Matthew
    Nye, Henry
    Lane, Michael
    Liu, Xiao Hu
    Shaw, Thomas
    Murray, Conal
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 196 - +
12345