共 50 条
- [1] An All-Digital On-Chip Jitter Measurement Circuit in 65nm CMOS technology 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 179 - 182
- [2] A low-swing signaling circuit technique for 65nm on-chip interconnects IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 289 - +
- [3] A Self-Regulated 588 MHz Buck Regulator with On-chip Passives and Circuit Stuffing in 65nm 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 338 - 341
- [4] On-chip Digital Idn and Idp Measurement by 65 nm CMOS Speed Monitor Circuit 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 401 - +
- [5] Metastability challenges for 65nm and beyond; Simulation and measurements DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1297 - 1302
- [6] A 0.4THz Radiating On-chip Locked Source in 65nm CMOS 2021 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, ANTENNAS, COMMUNICATIONS AND ELECTRONIC SYSTEMS (COMCAS), 2021, : 181 - 184
- [7] 0.61THz Radiating Source with On-Chip Antenna on 65nm CMOS 2016 11TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2016, : 389 - 392
- [10] Design of Miniaturized On-chip SIW Cavity Filter and Diplexer in 65nm CMOS Process PROCEEDINGS OF THE 2021 15TH INTERNATIONAL CONFERENCE ON UBIQUITOUS INFORMATION MANAGEMENT AND COMMUNICATION (IMCOM 2021), 2021,