共 50 条
- [2] Vesti: An In-Memory Computing Processor for Deep Neural Networks Acceleration [J]. CONFERENCE RECORD OF THE 2019 FIFTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2019, : 1516 - 1521
- [3] FPGA-based area-efficient specific radar signal processor [J]. PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 408 - 411
- [6] Towards Area-Efficient Path-Based In-Memory Computing using Graph Isomorphisms [J]. 29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 812 - 817
- [7] Area-Efficient Realization of Binary Elliptic Curve Point Multiplication Processor for Cryptographic Applications [J]. APPLIED SCIENCES-BASEL, 2023, 13 (12):
- [10] A novel area-efficient binary adder [J]. CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 119 - 123