In-Memory Area-Efficient Signal Streaming Processor Design for Binary Neural Networks

被引:0
|
作者
Ando, Kota [1 ]
Ueyoshi, Kodai [1 ]
Hirose, Kazutoshi [1 ]
Orimo, Kentaro [1 ]
Takamaeda-Yamazaki, Shinya [1 ]
Ikebe, Masayuki [1 ]
Asai, Tetsuya [1 ]
Motomura, Masato [1 ]
Yonekawa, Haruyoshi [2 ]
Sato, Shimpei [2 ]
Nakahara, Hiroki [2 ]
机构
[1] Hokkaido Univ, Sapporo, Hokkaido, Japan
[2] Tokyo Inst Technol, Tokyo, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The expanding use of deep learning algorithms causes the demands for accelerating neural network (NN) signal processing. For the NN processing, in-memory computation is desired, in which expensive data transfer can be eliminated. In reflection of recently proposed binary neural networks (BNNs), which can reduce the computation resource and area requirements, we designed an in-memory BNN signal processor that densely stores binary weights in on-chip memories and can scale linearly with serial-parallel-serial signal stream. It achieved 3 and 71 times better per-power and per-area performance than an existing in-memory neuromorphic processor.
引用
收藏
页码:116 / 119
页数:4
相关论文
共 50 条
  • [1] A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
    Xue, Xiaoyong
    Wang, Chenzedai
    Liu, Wenjun
    Lv, Hangbing
    Wang, Mingyu
    Zeng, Xiaoyang
    [J]. MICROMACHINES, 2019, 10 (08)
  • [2] Vesti: An In-Memory Computing Processor for Deep Neural Networks Acceleration
    Jiang, Zhewei
    Yin, Shihui
    Kim, Minkyu
    Gupta, Tushar
    Seok, Mingoo
    Seo, Jae-sun
    [J]. CONFERENCE RECORD OF THE 2019 FIFTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2019, : 1516 - 1521
  • [3] FPGA-based area-efficient specific radar signal processor
    Chen, H
    Liu, M
    Han, YQ
    [J]. PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 408 - 411
  • [4] High-Throughput, Area-Efficient, and Variation-Tolerant 3-D In-Memory Compute System for Deep Convolutional Neural Networks
    Veluri, Hasita
    Li, Yida
    Niu, Jessie Xuhua
    Zamburg, Evgeny
    Thean, Aaron Voon-Yew
    [J]. IEEE INTERNET OF THINGS JOURNAL, 2021, 8 (11) : 9219 - 9232
  • [5] MOL-Based In-Memory Computing of Binary Neural Networks
    Ali, Khaled Alhaj
    Baghdadi, Amer
    Dupraz, Elsa
    Leonardon, Mathieu
    Rizk, Mostafa
    Diguet, Jean-Philippe
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (07) : 869 - 880
  • [6] Towards Area-Efficient Path-Based In-Memory Computing using Graph Isomorphisms
    Thijssen, Sven
    Rashed, Muhammad Rashedul Haq
    Zheng, Hao
    Jha, Sumit Kumar
    Ewetz, Rickard
    [J]. 29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 812 - 817
  • [7] Area-Efficient Realization of Binary Elliptic Curve Point Multiplication Processor for Cryptographic Applications
    Aljaedi, Amer
    Jamal, Sajjad Shaukat
    Rashid, Muhammad
    Alharbi, Adel R.
    Alotaibi, Mohammed
    Alanazi, Dalal J.
    [J]. APPLIED SCIENCES-BASEL, 2023, 13 (12):
  • [8] An Area-Efficient In-Memory Implementation Method of Arbitrary Boolean Function Based on SRAM Array
    Zhang, Sunrui
    Cui, Xiaole
    Wei, Feng
    Cui, Xiaoxin
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (12) : 3416 - 3430
  • [9] An Ultra-Area-Efficient 1024-Point In-Memory FFT Processor
    Yantir, Hasan Erdem
    Guo, Wenzhe
    Eltawil, Ahmed M.
    Kurdahi, Fadi J.
    Salama, Khaled Nabil
    [J]. MICROMACHINES, 2019, 10 (08)
  • [10] A novel area-efficient binary adder
    Furber, SB
    Liu, J
    [J]. CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 119 - 123