GasP control for domino circuits

被引：4
|
作者：
Ebergen, J
Gainsley, J
Lexau, J
Sutherland, I
机构：
来源：
11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ASYNC.2005.21
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present two novel asynchronous control circuits for domino pipelines. The control circuits are based on GasP circuits, have a minimum cycle time of six gate delays, and compare favorably with previously published control circuits. We present some results from a chip implementation of several 64-bit domino adders in a TSMC CMOS 180 nm process technology.
引用
收藏
页码：12 / 22
页数：11
相关论文
共 50 条
  • [41] Verification of delayed-reset domino circuits using ATACS
    Belluomini, W
    Myers, CJ
    Hofstee, HP
    FIFTH INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - PROCEEDINGS, 1999, : 3 - 12
  • [42] Performance Comparison for FinFET Nanoscale Static and Domino Logic Circuits
    Riaz, Anjum
    Sharma, Vijay Kumar
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2022, 21 (02)
  • [43] DOIND: a technique for leakage reduction in nanoscale domino logic circuits
    Shah, Ambika Prasad
    Neema, Vaibhav
    Daulatabad, Shreeniwas
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (05)
  • [44] FDSTDL: Low-power technique for FinFET domino circuits
    Garg, Sandeep
    Gupta, Tarun K.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (06) : 917 - 940
  • [45] DOIND: a technique for leakage reduction in nanoscale domino logic circuits
    Ambika Prasad Shah
    Vaibhav Neema
    Shreeniwas Daulatabad
    Journal of Semiconductors, 2016, 37 (05) : 73 - 81
  • [46] Techniques for robust energy efficient subthreshold domino CMOS circuits
    Fu, Bo
    Ampadu, Paul
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1247 - +
  • [47] THE LAST GASP
    CARTERSNODGRASS, P
    JAMA-JOURNAL OF THE AMERICAN MEDICAL ASSOCIATION, 1990, 263 (03): : 378 - 378
  • [48] LAST GASP
    MANN, PGH
    FOWLER, NG
    FOSTER, SJ
    BARBER, DML
    VETERINARY RECORD, 1969, 85 (24) : 700 - &
  • [49] Crosstalk fault reduction and simulation for clock-delayed domino circuits
    Shimizu, K
    Itazaki, N
    Kinoshita, K
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 176 - 181
  • [50] Charge sharing fault analysis and testing for CMOS domino logic circuits
    Cheng, CH
    Jone, WB
    Wang, JS
    Chang, SC
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 435 - 440
12345