A Tool to Implement Probabilistic Automata in RAM-based Neural Networks

被引:0
|
作者
de Souto, Marcilio C. P. [1 ]
Oliveira, Jose C. M. [2 ]
Ludermir, Teresa B. [1 ]
机构
[1] Univ Fed Pernambuco, Ctr Informat, Recife, PE, Brazil
[2] Univ Estadual Sudoeste Bahia, Itapetinga, Brazil
关键词
REPRESENTATION; UNITS;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In previous works, it was proved that General Single-layer Sequential Weightless Neural Networks (GSSWNNs) are equivalent to probabilistic automata. The class of GSSWNNs is an important representative of the research on temporal pattern processing in Weightless Neural Networks or RAM-based neural networks. Some of the proofs provide an algorithm to map any probabilistic automaton into a GSSWNN. They not only allows the construction of any probabilistic automaton, but also increases the class of functions that can be computed by the GSSWNNs. For instance, these networks are not restricted to finite-state languages and can now deal with some context-free languages. In this paper, based on such algorithms, we employ the probability interval method and Java to develop a tool to transform any PA into a GSSWNNs (including the probabilistic recognition algorithm). The probability interval method minimizes the round-off errors that occur while computing the probabilities.
引用
收藏
页码:1054 / 1060
页数:7
相关论文
共 50 条
  • [41] BCN: a novel network architecture for RAM-based neurons
    Univ of Kent, Canterbury, United Kingdom
    Pattern Recognit Lett, 3 (297-303):
  • [42] BCN - A NOVEL NETWORK ARCHITECTURE FOR RAM-BASED NEURONS
    HOWELLS, G
    FAIRHURST, MC
    BISSET, DL
    PATTERN RECOGNITION LETTERS, 1995, 16 (03) : 297 - 303
  • [43] RAM-based fault tolerant state machines for FPGAs
    Frigerio, Laura
    Salice, Fabio
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 312 - 320
  • [44] Efficient RAM-based FPGAs ease system design
    Bursky, D
    ELECTRONIC DESIGN, 1996, 44 (02) : 53 - &
  • [45] FPS-RAM: Fast Prefix Search RAM-Based Hardware for Forwarding Engine
    Zaitsu, Kazuya
    Yamamoto, Koji
    Kuroda, Yasuto
    Inoue, Kazunari
    Ata, Shingo
    Oka, Ikuo
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2012, E95B (07) : 2306 - 2314
  • [46] Streamlined RAM-based family of FPGAs trims system cost
    Bursky, D
    ELECTRONIC DESIGN, 1998, 46 (04) : 98 - +
  • [47] AUTOMATIC TRACK COUNTING WITH AN OPTIC RAM-BASED INSTRUMENT.
    Staderini, Enrico M.
    Castellano, Alfredo
    Nuclear tracks, 1985, 12 (1-6): : 271 - 274
  • [48] All-optical RAM-based buffer for packet switch
    Kitayama, K.
    Arakawa, S.
    Matsuo, S.
    Murata, M.
    Notomi, M.
    Takahashi, R.
    Itaya, Y.
    2007 PHOTONICS IN SWITCHING, 2007, : 5 - +
  • [49] Towards RAM-Based Variant Generation of Business Process Models
    Tealeb, Ahmed
    Awad, Ahmed
    Galal-Edeen, Galal
    SERVICE-ORIENTED COMPUTING - ICSOC 2015 WORKSHOPS, 2016, 9586 : 91 - 102
  • [50] RAM-based mergers for data sort and frequent item computation
    Rjabov, Artjom
    Sklyarov, Valery
    Skliarova, Iouliia
    Sudnitson, Alexander
    2017 40TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2017, : 176 - 181