A Tool to Implement Probabilistic Automata in RAM-based Neural Networks

被引:0
|
作者
de Souto, Marcilio C. P. [1 ]
Oliveira, Jose C. M. [2 ]
Ludermir, Teresa B. [1 ]
机构
[1] Univ Fed Pernambuco, Ctr Informat, Recife, PE, Brazil
[2] Univ Estadual Sudoeste Bahia, Itapetinga, Brazil
关键词
REPRESENTATION; UNITS;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In previous works, it was proved that General Single-layer Sequential Weightless Neural Networks (GSSWNNs) are equivalent to probabilistic automata. The class of GSSWNNs is an important representative of the research on temporal pattern processing in Weightless Neural Networks or RAM-based neural networks. Some of the proofs provide an algorithm to map any probabilistic automaton into a GSSWNN. They not only allows the construction of any probabilistic automaton, but also increases the class of functions that can be computed by the GSSWNNs. For instance, these networks are not restricted to finite-state languages and can now deal with some context-free languages. In this paper, based on such algorithms, we employ the probability interval method and Java to develop a tool to transform any PA into a GSSWNNs (including the probabilistic recognition algorithm). The probability interval method minimizes the round-off errors that occur while computing the probabilities.
引用
收藏
页码:1054 / 1060
页数:7
相关论文
共 50 条
  • [31] CubeX: Leveraging Glocality of Cube-Based Networks for RAM-Based Key-Value Store
    Zhang, Yiming
    Li, Dongsheng
    Tian, Tian
    Zhong, Ping
    IEEE INFOCOM 2017 - IEEE CONFERENCE ON COMPUTER COMMUNICATIONS, 2017,
  • [32] Construction project monitoring by means of RAM-based composite indicators
    Tsolas, I. E.
    JOURNAL OF THE OPERATIONAL RESEARCH SOCIETY, 2013, 64 (08) : 1291 - 1297
  • [33] RAM-BASED TONE MAPPING FOR HIGH DYNAMIC RANGE IMAGES
    Shen, Jianbing
    Sun, Hanqiu
    Zhao, Hanli
    Jin, Xiaogang
    ICME: 2009 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-3, 2009, : 1110 - +
  • [34] TRACER-FPGA - A ROUTER FOR RAM-BASED FPGAS
    CHEN, CD
    LEE, YS
    WU, ACH
    LIN, YL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) : 371 - 374
  • [35] AUTOMATIC TRACK COUNTING WITH AN OPTIC RAM-BASED INSTRUMENT
    STADERINI, EM
    CASTELLANO, A
    NUCLEAR TRACKS AND RADIATION MEASUREMENTS, 1986, 12 (1-6): : 271 - 274
  • [36] Test of RAM-based FPGA: Methodology and application to the interconnect
    Renovell, M
    Figueras, J
    Zorian, Y
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 230 - 237
  • [37] Low Power RAM-Based Hierarchical CAM on FPGA
    Qian, Zhuo
    Margala, Martin
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [38] RAM-BASED EPROM SIMULATOR USES 2 ICS
    FOX, G
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1985, 30 (09): : 282 - 282
  • [39] TEACHING RECONFIGURABLE SYSTEMS BY RAM-BASED FSM DESIGNING
    Abramov, Binyamin
    Ostrovsky, Vladimir
    Poltek, Ronen
    PROCEEDINGS OF THE 9TH BIENNIAL CONFERENCE ON ENGINEERING SYSTEMS DESIGN AND ANALYSIS - 2008, VOL 3, 2009, : 581 - 586
  • [40] A Byte Direct I/O for RAM-Based Storages
    Baek, Sung Hoon
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9506 - 9510