Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack

被引:1
|
作者
Mahto, Chetlal [1 ]
Sharma, Prithvi Raj [1 ]
Nishad, Siddharth Kumar [1 ]
Kumar, Shubham [1 ]
Singh, Navaneet Kumar [1 ]
Singh, Shradhya [2 ]
Kar, Rajib [3 ]
Mandal, Durbadal [3 ]
机构
[1] VBU, UCET, Hazaribagh, India
[2] Lok Nayak Jai Prakash Inst Technol, Chapra, Bihar, India
[3] NIT Durgapur, Durgapur, WB, India
来源
关键词
Charge plasma; Gate stacking; SiGe; Nanowire; Tunnel FET; Temperature analysis; Mole fraction; PERFORMANCE; ANALOG;
D O I
10.1007/s00339-021-05100-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, conventional charge-plasma nanowire tunnel field-effect transistor (CP-NWTFET) has been applied by gate stacking and SiGe sourced to design the proposed Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack (SiGe-GS-CP-NWTFET) to enhance electrical characteristics. Comparison of drain current (I-d), transconductance (g(m)), second-order transconductance (g(m2)), third-order transconductance (g(m3)), and transconductance generation factor are analysed between conventional CP-NWTFET and SiGe-GS-CP-NWTFET. The results demonstrate that the proposed SiGe-GS-CP-NWTFET device possesses a larger drive current, transconductance, and transconductance factor those of the conventional device. Further, the impact of temperature on various parameters such as subthreshold slope (SS), threshold voltage (V-th), I-on, I-off, and I-on/I-off ratio is analysed for the proposed SiGe-GS-CP-NWTFET device. With an increase in temperature, both ON-current and OFF-current upsurge which results in a decrease in the current ratio. A lower subthreshold slope is observed for lower temperature, whereas a lower threshold voltage is observed for higher temperature. The parameters, like the electric field, potential, and energy band diagram which help in understanding the physics of the device, are also analysed for various temperatures. The impact of mole fraction(x) of Ge in SiGe on SS, V-th, I-on, I-off, and I-on/I-off ratio is also analysed for the proposed device. I-on, I-off increase with mole fraction, whereas V-th decreases with temperature. The current ratio and SS are found to be better for the mole fraction of x = 0.45. The improved performance compared to the conventional CP-NWTFET is attributed to the superiority of the proposed SiGe-GS-CP-NWTFET device.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [41] A novel gate and drain engineered charge plasma tunnel field-effect transistor for low sub-threshold swing and ambipolar nature
    Yadav, Dharmendra Singh
    Raad, Bhagwan Ram
    Sharma, Dheeraj
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 266 - 273
  • [42] Design and Investigation of Charge-Plasma-Based Work Function Engineered Dual-Metal-Heterogeneous Gate Si-Si0.55Ge0.45 GAA-Cylindrical NWTFET for Ambipolar Analysis
    Kumar, Naveen
    Raman, Ashish
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (03) : 1468 - 1474
  • [43] Performance Analysis of Tunnel Field Effect Transistor Using Charge Plasma Concept
    Agrawal, Ishu
    Kondekar, P. N.
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [44] Evaluation of a Gate Capacitance in the Sub-aF Range for a Chemical Field-Effect Transistor With a Si Nanowire Channel
    Clement, Nicolas
    Nishiguchi, Katsuhiko
    Fujiwara, Akira
    Vuillaume, Dominique
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (05) : 1172 - 1179
  • [45] Current increment of tunnel field-effect transistor using InGaAs nanowire/Si heterojunction by scaling of channel length
    Tomioka, Katsuhiro
    Fukui, Takashi
    APPLIED PHYSICS LETTERS, 2014, 104 (07)
  • [46] InGaAs-InP core-shell nanowire/Si junction for vertical tunnel field-effect transistor
    Tomioka, Katsuhiro
    Ishizaka, Fumiya
    Motohisa, Junichi
    Fukui, Takashi
    APPLIED PHYSICS LETTERS, 2020, 117 (12)
  • [47] Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach
    Rouzbeh Molaei Imen Abadi
    Seyed Ali Sedigh Ziabari
    Applied Physics A, 2016, 122
  • [48] Improved performance of nanoscale junctionless tunnel field-effect transistor based on gate engineering approach
    Abadi, Rouzbeh Molaei Imen
    Ziabari, Seyed Ali Sedigh
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2016, 122 (11):
  • [49] Design and Analysis of Double Gate Tunnel Field Effect Transistor using Charged Plasma
    Banerjee, Hemanga
    Sarkar, Kinjol
    Debnath, Papiya
    Roy, Swarnil
    Chanda, Manash
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 409 - 413
  • [50] Investigation of Charge Plasma based Nanowire Field Effect Transistor for Sub 5 nm
    Naveen Chander, P.
    Raja, P.
    Ashok Kumar, S.
    Gayathri, R.
    IETE JOURNAL OF RESEARCH, 2024, 70 (08) : 6950 - 6957