Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack

被引:1
|
作者
Mahto, Chetlal [1 ]
Sharma, Prithvi Raj [1 ]
Nishad, Siddharth Kumar [1 ]
Kumar, Shubham [1 ]
Singh, Navaneet Kumar [1 ]
Singh, Shradhya [2 ]
Kar, Rajib [3 ]
Mandal, Durbadal [3 ]
机构
[1] VBU, UCET, Hazaribagh, India
[2] Lok Nayak Jai Prakash Inst Technol, Chapra, Bihar, India
[3] NIT Durgapur, Durgapur, WB, India
来源
关键词
Charge plasma; Gate stacking; SiGe; Nanowire; Tunnel FET; Temperature analysis; Mole fraction; PERFORMANCE; ANALOG;
D O I
10.1007/s00339-021-05100-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, conventional charge-plasma nanowire tunnel field-effect transistor (CP-NWTFET) has been applied by gate stacking and SiGe sourced to design the proposed Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack (SiGe-GS-CP-NWTFET) to enhance electrical characteristics. Comparison of drain current (I-d), transconductance (g(m)), second-order transconductance (g(m2)), third-order transconductance (g(m3)), and transconductance generation factor are analysed between conventional CP-NWTFET and SiGe-GS-CP-NWTFET. The results demonstrate that the proposed SiGe-GS-CP-NWTFET device possesses a larger drive current, transconductance, and transconductance factor those of the conventional device. Further, the impact of temperature on various parameters such as subthreshold slope (SS), threshold voltage (V-th), I-on, I-off, and I-on/I-off ratio is analysed for the proposed SiGe-GS-CP-NWTFET device. With an increase in temperature, both ON-current and OFF-current upsurge which results in a decrease in the current ratio. A lower subthreshold slope is observed for lower temperature, whereas a lower threshold voltage is observed for higher temperature. The parameters, like the electric field, potential, and energy band diagram which help in understanding the physics of the device, are also analysed for various temperatures. The impact of mole fraction(x) of Ge in SiGe on SS, V-th, I-on, I-off, and I-on/I-off ratio is also analysed for the proposed device. I-on, I-off increase with mole fraction, whereas V-th decreases with temperature. The current ratio and SS are found to be better for the mole fraction of x = 0.45. The improved performance compared to the conventional CP-NWTFET is attributed to the superiority of the proposed SiGe-GS-CP-NWTFET device.
引用
收藏
页数:10
相关论文
共 50 条
  • [11] Tunnel field-effect transistor using InAs nanowire/Si heterojunction
    Tomioka, Katsuhiro
    Fukui, Takashi
    APPLIED PHYSICS LETTERS, 2011, 98 (08)
  • [12] Numerical Study on Dual Material Gate Nanowire Tunnel Field-Effect Transistor
    Zhang, Aixi
    Mei, Jinhe
    Zhang, Lining
    He, Hongyu
    He, Jin
    Chan, Mansun
    2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
  • [13] A high performance gate engineered charge plasma based tunnel field effect transistor
    Bashir, Faisal
    Loan, Sajad A.
    Rafat, M.
    Alamoud, Abdul Rehman M.
    Abbasi, Shuja A.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 477 - 485
  • [14] A high performance gate engineered charge plasma based tunnel field effect transistor
    Faisal Bashir
    Sajad A. Loan
    M. Rafat
    Abdul Rehman M. Alamoud
    Shuja A. Abbasi
    Journal of Computational Electronics, 2015, 14 : 477 - 485
  • [15] Doping-less Tunnel Field-effect Transistor with a Gate Insulator Stack to Adjust Tunnel Barrier
    Jeon, Min Gyu
    Lee, Kang
    Kim, Sangwan
    Kim, Garam
    Kim, Jang Hyun
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (02) : 61 - 68
  • [16] Temperature sensitive analytical analysis of gate-stack dual metal nanowire field-effect transistor (4H-SiC)
    Neeraj
    Sharma, Shobha
    Goel, Anubha
    Rewari, Sonam
    Gupta, Radhey Shyam
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2023, 36 (04)
  • [17] Charge Plasma Based Vertical Nanowire Tunnel Field Effect Transistor: Design and Sensitivity Analysis for Biosensing Application
    Himanshu Bharadwaj
    Naveen Kumar
    S. Intekhab Amin
    Sunny Anand
    Silicon, 2022, 14 : 7677 - 7684
  • [18] Charge Plasma Based Vertical Nanowire Tunnel Field Effect Transistor: Design and Sensitivity Analysis for Biosensing Application
    Bharadwaj, Himanshu
    Kumar, Naveen
    Amin, S. Intekhab
    Anand, Sunny
    SILICON, 2022, 14 (13) : 7677 - 7684
  • [19] Ge Condensation Process for High ON/OFF Ratio of SiGe Gate-All-Around Nanowire Tunnel Field-Effect Transistor
    Lee, Ryoongbin
    Lee, Junil
    Kim, Sangwan
    Lee, Kitae
    Kim, Sihyun
    Kim, Soyoun
    Choi, Yunho
    Park, Byung-Gook
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 51 - 52
  • [20] Performance Enhancement of Nanowire Tunnel Field-Effect Transistor With Asymmetry-Gate Based on Different Screening Length
    Jhan, Yi-Ruei
    Wu, Yung-Chun
    Hung, Min-Feng
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (12) : 1482 - 1484