Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack

被引:1
|
作者
Mahto, Chetlal [1 ]
Sharma, Prithvi Raj [1 ]
Nishad, Siddharth Kumar [1 ]
Kumar, Shubham [1 ]
Singh, Navaneet Kumar [1 ]
Singh, Shradhya [2 ]
Kar, Rajib [3 ]
Mandal, Durbadal [3 ]
机构
[1] VBU, UCET, Hazaribagh, India
[2] Lok Nayak Jai Prakash Inst Technol, Chapra, Bihar, India
[3] NIT Durgapur, Durgapur, WB, India
来源
关键词
Charge plasma; Gate stacking; SiGe; Nanowire; Tunnel FET; Temperature analysis; Mole fraction; PERFORMANCE; ANALOG;
D O I
10.1007/s00339-021-05100-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, conventional charge-plasma nanowire tunnel field-effect transistor (CP-NWTFET) has been applied by gate stacking and SiGe sourced to design the proposed Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack (SiGe-GS-CP-NWTFET) to enhance electrical characteristics. Comparison of drain current (I-d), transconductance (g(m)), second-order transconductance (g(m2)), third-order transconductance (g(m3)), and transconductance generation factor are analysed between conventional CP-NWTFET and SiGe-GS-CP-NWTFET. The results demonstrate that the proposed SiGe-GS-CP-NWTFET device possesses a larger drive current, transconductance, and transconductance factor those of the conventional device. Further, the impact of temperature on various parameters such as subthreshold slope (SS), threshold voltage (V-th), I-on, I-off, and I-on/I-off ratio is analysed for the proposed SiGe-GS-CP-NWTFET device. With an increase in temperature, both ON-current and OFF-current upsurge which results in a decrease in the current ratio. A lower subthreshold slope is observed for lower temperature, whereas a lower threshold voltage is observed for higher temperature. The parameters, like the electric field, potential, and energy band diagram which help in understanding the physics of the device, are also analysed for various temperatures. The impact of mole fraction(x) of Ge in SiGe on SS, V-th, I-on, I-off, and I-on/I-off ratio is also analysed for the proposed device. I-on, I-off increase with mole fraction, whereas V-th decreases with temperature. The current ratio and SS are found to be better for the mole fraction of x = 0.45. The improved performance compared to the conventional CP-NWTFET is attributed to the superiority of the proposed SiGe-GS-CP-NWTFET device.
引用
下载
收藏
页数:10
相关论文
共 50 条
  • [1] Temperature analysis of Si0.55Ge0.45 sourced nanowire tunnel field-effect transistor based on charge plasma and gate stack
    Chetlal Mahto
    Prithvi Raj Sharma
    Siddharth Kumar Nishad
    Shubham Kumar
    Navaneet Kumar Singh
    Shradhya Singh
    Rajib Kar
    Durbadal Mandal
    Applied Physics A, 2021, 127
  • [2] Fabrication and Analysis of a Si/Si0.55Ge0.45 Heterojunction Line Tunnel FET
    Walke, Amey M.
    Vandooren, Anne
    Rooyackers, Rita
    Leonelli, Daniele
    Hikavyy, Andriy
    Loo, Roger
    Verhulst, Anne S.
    Kao, Kuo-Hsing
    Huyghebaert, Cedric
    Groeseneken, Guido
    Rao, Valipe Ramgopal
    Bhuwalka, Krishna K.
    Heyns, Marc M.
    Collaert, Nadine
    Thean, Aaron Voon-Yew
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) : 707 - 715
  • [3] Si/Ge Hetero Tunnel Field-Effect Transistor with Junctionless Channel Based on Nanowire
    Lee, Ju Chan
    Ahn, Tae Jun
    Yu, Yun Seop
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6750 - 6754
  • [4] Design of Si0.5Ge0.5 Sourced Nano-cantilever Pressure Sensor Based on Charge Plasma and Gate Stacked Nanowire Tunnel Field Effect Transistor
    Singh, Navaneet Kumar
    SILICON, 2023, 15 (18) : 7943 - 7951
  • [5] Design of Si0.5Ge0.5 Sourced Nano-cantilever Pressure Sensor Based on Charge Plasma and Gate Stacked Nanowire Tunnel Field Effect Transistor
    Navaneet Kumar Singh
    Silicon, 2023, 15 : 7943 - 7951
  • [6] Heteromaterial-gate line tunnel field-effect transistor based on Si/Ge heterojunction
    Zhang, Shuqin
    Liang, Renrong
    Wang, Jing
    Tan, Zhen
    Xu, Jun
    CHINESE PHYSICS B, 2017, 26 (01)
  • [7] Heteromaterial-gate line tunnel field-effect transistor based on Si/Ge heterojunction
    张书琴
    梁仁荣
    王敬
    谭桢
    许军
    Chinese Physics B, 2017, 26 (01) : 561 - 566
  • [8] Low temperature analysis of 0.25 μm T-gate strained Si/Si0.55Ge0.45 N-MODFET's
    Aniel, F
    Zerounian, N
    Adde, R
    Zeuner, M
    Hackbarth, T
    König, U
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1477 - 1483
  • [9] Performance analysis of a Ge/Si core/shell nanowire field-effect transistor
    Liang, Gengchiau
    Xiang, Jie
    Kharche, Neerav
    Klimeck, Gerhard
    Lieber, Charles M.
    Lundstrom, Mark
    NANO LETTERS, 2007, 7 (03) : 642 - 646
  • [10] Charge Plasma Based Si1-xGex Sourced Nanowire Tunnel Field Effect Transistor Oxygen Gas Device with Enhanced Sensitivity
    Singh, Navaneet Kumar
    Kumar, Chandan
    Mahato, Thakur Prasad
    Kumar, Suraj
    Azam, Saquib
    Singh, Shradhya
    Kumar, Naveen
    Singh, Prashant Kumar
    Kar, Rajib
    Mandal, Durbadal
    SILICON, 2024, : 5891 - 5905