Automated and accurate cache behavior analysis for codes with irregular access patterns

被引:10
|
作者
Andrade, Diego [1 ]
Arenaz, Manuel [1 ]
Fraguela, Basilio B. [1 ]
Tourino, Juan [1 ]
Doallo, Ramon [1 ]
机构
[1] Univ A Coruna, Dept Elect & Syst, Comp Architecture Grp, La Coruna, Spain
来源
关键词
memory hierarchy; cache behavior; performance prediction; irregular access patterns; chains of recurrences;
D O I
10.1002/cpe.1173
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The memory hierarchy plays an essential role in the performance of current computers, so good analysis tools that help in predicting and understanding its behavior are required. Analytical modeling is the ideal base for such tools if its traditional limitations in accuracy and scope of application can be overcome. While there has been extensive research on the modeling of codes with regular access patterns, less attention has been paid to codes with irregular patterns due to the increased difficulty in analyzing them. Nevertheless, many important applications exhibit this kind of pattern, and their lack of locality make them more cache-demanding, which makes their study more relevant. The focus of this paper is the automation of the Probabilistic Miss Equations (PME) model, an analytical model of the cache behavior that provides fast and accurate predictions for codes with irregular access patterns. The information requirements of the PME model are defined and its integration in the XARK compiler, a research compiler oriented to automatic kernel recognition in scientific codes, is described. We show how to exploit the powerful information-gathering capabilities provided by this compiler to allow the automated modeling of loop-oriented scientific codes. Experimental results that validate the correctness of the automated PME model are also presented. Copyright (c) 2007 John Wiley & Sons, Ltd.
引用
收藏
页码:2407 / 2423
页数:17
相关论文
共 50 条
  • [31] Efficient and accurate analytical Modeling of whole-program data cache behavior
    Xue, JL
    Vera, X
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (05) : 547 - 566
  • [32] Scalable Cache Component in ICN Adaptable to Various Network Traffic Access Patterns
    Ooka, Atsushi
    Suyong, Eum
    Ata, Shingo
    Murata, Masayuki
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2018, E101B (01) : 35 - 48
  • [33] Segmented bitline cache: Exploiting non-uniform memory access patterns
    Rao, Ravishankar
    Wenck, Justin
    Franklin, Diana
    Amirtharajah, Rajeevan
    Akella, Venkatesh
    HIGH PERFORMANCE COMPUTING - HIPC 2006, PROCEEDINGS, 2006, 4297 : 123 - +
  • [34] Bivariate Markov Model Based Analysis of ECG for Accurate Identification and Classification of Premature Heartbeats and Irregular Beat-Patterns
    Gawde, Purva R.
    Bansal, Arvind K.
    Nielson, Jeffrey A.
    Khan, Javed, I
    INTELLIGENT SYSTEMS AND APPLICATIONS, INTELLISYS, VOL 2, 2019, 869 : 265 - 285
  • [35] Design and Analysis of Irregular Sparse Code Multiple Access
    Zhang, Shutian
    Xiao, Baicen
    Xiao, Kexin
    Chen, Zhiyong
    Xia, Bin
    2015 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS & SIGNAL PROCESSING (WCSP), 2015,
  • [36] Exact analysis of the cache behavior of nested loops
    Chatterjee, S
    Parker, E
    Hanlon, PJ
    Lebeck, AR
    ACM SIGPLAN NOTICES, 2001, 36 (05) : 286 - 297
  • [37] Analyzing and Improving Memory Access Patterns of Large Irregular Applications on NUMA Machines
    Mariano, Artur
    Diener, Matthias
    Bischof, Christian
    Navaux, Philippe O. A.
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 382 - 387
  • [38] Compiler driven data layout optimization for regular/irregular array access patterns
    Cho, Doosan
    Pasricha, Sudeep
    Issenin, Ilya
    Dutt, Nikil
    Paek, Yunheung
    Ko, SunJun
    ACM SIGPLAN NOTICES, 2008, 43 (07) : 41 - 50
  • [39] Pushing the Limits of Irregular Access Patterns on Emerging Network Architecture: A Case Study
    Gioiosa, Roberto
    Warfel, Thomas
    Tumeo, Antonino
    Friese, Ryan
    2017 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2017, : 874 - 881
  • [40] Compiler Driven Data Layout Optimization for Regular/Irregular Array Access Patterns
    Cho, Doosan
    Pasricha, Sudeep
    Issenin, Ilya
    Dutt, Nikil
    Paek, Yunheung
    Ko, SunJun
    LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2008, : 41 - 50