Automated and accurate cache behavior analysis for codes with irregular access patterns

被引:10
|
作者
Andrade, Diego [1 ]
Arenaz, Manuel [1 ]
Fraguela, Basilio B. [1 ]
Tourino, Juan [1 ]
Doallo, Ramon [1 ]
机构
[1] Univ A Coruna, Dept Elect & Syst, Comp Architecture Grp, La Coruna, Spain
来源
关键词
memory hierarchy; cache behavior; performance prediction; irregular access patterns; chains of recurrences;
D O I
10.1002/cpe.1173
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The memory hierarchy plays an essential role in the performance of current computers, so good analysis tools that help in predicting and understanding its behavior are required. Analytical modeling is the ideal base for such tools if its traditional limitations in accuracy and scope of application can be overcome. While there has been extensive research on the modeling of codes with regular access patterns, less attention has been paid to codes with irregular patterns due to the increased difficulty in analyzing them. Nevertheless, many important applications exhibit this kind of pattern, and their lack of locality make them more cache-demanding, which makes their study more relevant. The focus of this paper is the automation of the Probabilistic Miss Equations (PME) model, an analytical model of the cache behavior that provides fast and accurate predictions for codes with irregular access patterns. The information requirements of the PME model are defined and its integration in the XARK compiler, a research compiler oriented to automatic kernel recognition in scientific codes, is described. We show how to exploit the powerful information-gathering capabilities provided by this compiler to allow the automated modeling of loop-oriented scientific codes. Experimental results that validate the correctness of the automated PME model are also presented. Copyright (c) 2007 John Wiley & Sons, Ltd.
引用
收藏
页码:2407 / 2423
页数:17
相关论文
共 50 条
  • [21] SMART: A simulation tool for analyzing cache access behavior on SMPs
    Li, TC
    Gerndt, M
    MASCOTS 2005:13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, 2005, : 525 - 528
  • [22] Bounding worst-case data cache behavior by analytically deriving cache reference patterns
    Ramaprasad, H
    Mueller, F
    RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2005, : 148 - 157
  • [23] Modeling the cache behavior of codes with arbitrary data-dependent conditional structures
    Andrade, D
    Fraguela, BB
    Doallo, R
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 44 - 57
  • [24] Smart card-based irregular access patterns detection system
    Leong, A
    Fong, S
    Siu, S
    2004 IEEE INTERNATIONAL CONFERNECE ON E-TECHNOLOGY, E-COMMERE AND E-SERVICE, PROCEEDINGS, 2004, : 546 - 553
  • [25] Cache behavior analysis of a compiler-assisted cache replacement policy
    Tian, XY
    Zhao, KJ
    Chen, HW
    Du, HY
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 30 - 43
  • [26] BEHAVIOR PATTERNS OF ADULT ALFALFA WEEVIL IN CACHE COUNTY UTAH
    SOUTHWICK, JW
    DAVIS, DW
    ANNALS OF THE ENTOMOLOGICAL SOCIETY OF AMERICA, 1968, 61 (05) : 1224 - +
  • [27] General, practical, and accurate models for the performance analysis of cache cascades
    Haoqiu HUANG
    Lanlan RUI
    Weiwei ZHENG
    Danmei NIU
    Xuesong QIU
    ScienceChina(InformationSciences), 2017, 60 (04) : 244 - 246
  • [28] General, practical, and accurate models for the performance analysis of cache cascades
    Huang, Haoqiu
    Rui, Lanlan
    Zheng, Weiwei
    Niu, Danmei
    Qiu, Xuesong
    SCIENCE CHINA-INFORMATION SCIENCES, 2017, 60 (04)
  • [29] Performance Analysis of Generalized Product Codes with Irregular Degree Distribution
    Miao, Sisi
    Mandelbaum, Jonathan
    Rapp, Lukas
    Jaekel, Holger
    Schmalen, Laurent
    2024 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, ISIT 2024, 2024, : 3362 - 3367
  • [30] Parallelizing irregular C codes assisted by interprocedural shape analysis
    Asenjo, R.
    Castillo, R.
    Corbera, F.
    Navarro, A.
    Tineo, A.
    Zapata, E. L.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 1556 - 1567