Automated and accurate cache behavior analysis for codes with irregular access patterns

被引:10
|
作者
Andrade, Diego [1 ]
Arenaz, Manuel [1 ]
Fraguela, Basilio B. [1 ]
Tourino, Juan [1 ]
Doallo, Ramon [1 ]
机构
[1] Univ A Coruna, Dept Elect & Syst, Comp Architecture Grp, La Coruna, Spain
来源
关键词
memory hierarchy; cache behavior; performance prediction; irregular access patterns; chains of recurrences;
D O I
10.1002/cpe.1173
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The memory hierarchy plays an essential role in the performance of current computers, so good analysis tools that help in predicting and understanding its behavior are required. Analytical modeling is the ideal base for such tools if its traditional limitations in accuracy and scope of application can be overcome. While there has been extensive research on the modeling of codes with regular access patterns, less attention has been paid to codes with irregular patterns due to the increased difficulty in analyzing them. Nevertheless, many important applications exhibit this kind of pattern, and their lack of locality make them more cache-demanding, which makes their study more relevant. The focus of this paper is the automation of the Probabilistic Miss Equations (PME) model, an analytical model of the cache behavior that provides fast and accurate predictions for codes with irregular access patterns. The information requirements of the PME model are defined and its integration in the XARK compiler, a research compiler oriented to automatic kernel recognition in scientific codes, is described. We show how to exploit the powerful information-gathering capabilities provided by this compiler to allow the automated modeling of loop-oriented scientific codes. Experimental results that validate the correctness of the automated PME model are also presented. Copyright (c) 2007 John Wiley & Sons, Ltd.
引用
收藏
页码:2407 / 2423
页数:17
相关论文
共 50 条
  • [1] An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns
    Li, Bingchao
    Wei, Jizeng
    Sun, Jizhou
    Annavaram, Murali
    Kim, Nam Sung
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 16 (03) : 1 - 24
  • [2] A more accurate one-dimensional analysis and' design of irregular LDPC codes
    Ardakani, M
    Kschischang, FR
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2004, 52 (12) : 2106 - 2114
  • [3] CODES AND BEHAVIOR PATTERNS
    THAPAR, R
    ECONOMIC AND POLITICAL WEEKLY, 1986, 21 (29) : 1241 - 1241
  • [4] Thread Affinity Mapping for Irregular Data Access on Shared Cache GPGPU
    Kuo, Hsien-Kai
    Chen, Kuan-Ting
    Lai, Bo-Cheng Charles
    Jou, Jing-Yang
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 659 - 664
  • [5] Improving performance of codes with large/irregular stride memory access patterns via high performance reconfigurable computers
    Abed, Khalid H.
    Morris, Gerald R.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (11) : 1430 - 1438
  • [6] Cache Behavior modelling for codes involving banded matrices
    Andrade, Diego
    Fraguela, Basilio B.
    Doallo, Ramon
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2007, 4382 : 205 - +
  • [7] A fast and accurate approach to analyze cache memory Behavior
    Vera, X
    Llosa, J
    González, A
    Bermudo, N
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 194 - 198
  • [8] Precise automatable analytical modeling of the cache behavior of codes with indirections
    Andrade, Diego
    Fraguela, Basilio B.
    Doallo, Ramon
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (03) : 16
  • [9] Data cache organization for accurate timing analysis
    Schoeberl, Martin
    Huber, Benedikt
    Puffitsch, Wolfgang
    REAL-TIME SYSTEMS, 2013, 49 (01) : 1 - 28
  • [10] Data cache organization for accurate timing analysis
    Martin Schoeberl
    Benedikt Huber
    Wolfgang Puffitsch
    Real-Time Systems, 2013, 49 : 1 - 28