共 50 条
- [42] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271
- [43] A New Bridgeless Multilevel Inverter Structure with Reduced Number of Power Switches [J]. 2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 300 - 304
- [44] New Single Phase Multilevel Inverter Topology with Reduced Number of Switches [J]. 2016 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES), 2016, : 139 - 144
- [45] Design of Multilevel Inverter with Reduced Number of Switches [J]. 2020 7TH INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT'20), VOL 1, 2020, : 1203 - 1208
- [47] A New Topology of Multilevel Inverter with Reduced Number of Switches and Increased Efficiency [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
- [48] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches [J]. IEEE ACCESS, 2021, 9 : 27627 - 27637
- [49] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [50] A Seven Level Cascaded H-Bridge Inverter Topology with Reduced Sources [J]. PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 655 - 660