A direct digital frequency synthesis system for low power communications

被引：0
|
作者：
McEwan, A [1 ]
Shah, S [1 ]
Collins, S [1 ]
机构：
[1] Univ Oxford, Dept Engn Sci, Oxford OX1 3PJ, England
来源：
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2003年
关键词：
D O I：
10.1109/ESSCIRC.2003.1257155
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work describes a Direct Digital Frequency Synthesis (DDFS) architecture based on nonlinear interpolation for signal generation in mobile communications systems such as Bluetooth. DDFS is capable of well controlled, rapid changes in frequency, over a relatively large frequency range, however a conventional DDFS system requires a power hungry ROM. To avoid this problem a ROM-less architecture with a low power nonlinear interpolation DAC is proposed.. This system is robust to parameter variations and consumes only 5mW at 100MHz.
引用
收藏
页码：393 / 396
页数：4
相关论文
共 50 条
  • [1] Low-power direct digital frequency synthesis for wireless communications
    Bellaouar, A
    O'brecht, MS
    Fahim, AM
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (03) : 385 - 390
  • [2] A low-power direct digital frequency synthesizer architecture for wireless communications
    Bellaouar, A
    Obrecht, M
    Fahim, A
    Elmasry, MI
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 593 - 596
  • [3] Low-power direct digital frequency synthesizer architecture for wireless communications
    Bellaouar, A.
    Obrecht, M.
    Fahim, A.
    Elmasry, M.I.
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 593 - 596
  • [4] Interpolation based Direct Digital Frequency Synthesis for wireless communications
    Eltawil, AM
    Daneshrad, B
    WCNC 2002: IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE RECORD, VOLS 1 & 2, 2002, : 73 - 77
  • [5] A low-power direct digital frequency synthesiser
    Yi, Shu-Chung
    Chen, Jin-Jia
    Lin, Chien-Hung
    Lee, Kun-Tse
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (06) : 593 - 599
  • [6] Low-power direct digital frequency synthesizer
    Curticapean, F
    Niittylahti, J
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 822 - 825
  • [7] An improved direct digital frequency synthesis system design
    Wang, Qingdong
    Xie, Changsheng
    Wang, Haiwei
    Liu, Chun
    NAS: 2006 International Workshop on Networking, Architecture, and Storages, Proceedings, 2006, : 170 - 174
  • [8] Direct digital frequency synthesis of low-jitter clocks
    Calbaza, DE
    Savaria, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (03) : 570 - 572
  • [9] Direct digital frequency synthesis of low-jitter clocks
    Calbaza, DE
    Savaria, Y
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 31 - 34
  • [10] LOW-POWER LONG-RANGE DIGITAL COMMUNICATIONS SYSTEM
    ARNOLD, JG
    CHAUVIN, DM
    JOHNSON, JC
    OLIVER, JK
    RCA REVIEW, 1966, 27 (01): : 158 - &
12345