A direct digital frequency synthesis system for low power communications

被引：0
|
作者：
McEwan, A [1 ]
Shah, S [1 ]
Collins, S [1 ]
机构：
[1] Univ Oxford, Dept Engn Sci, Oxford OX1 3PJ, England
来源：
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2003年
关键词：
D O I：
10.1109/ESSCIRC.2003.1257155
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work describes a Direct Digital Frequency Synthesis (DDFS) architecture based on nonlinear interpolation for signal generation in mobile communications systems such as Bluetooth. DDFS is capable of well controlled, rapid changes in frequency, over a relatively large frequency range, however a conventional DDFS system requires a power hungry ROM. To avoid this problem a ROM-less architecture with a low power nonlinear interpolation DAC is proposed.. This system is robust to parameter variations and consumes only 5mW at 100MHz.
引用
收藏
页码：393 / 396
页数：4
相关论文
共 50 条
  • [31] A low power, high SFDR, ROM-Less Direct Digital Frequency Synthesizer
    Jafari, H
    Ayatollabi, A
    Mirzakuchaki, S
    17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 50 - 54
  • [32] A Low-Power Digital Frequency Divider for System-on-a-Chip Applications
    Omran, Hesham
    Sharaf, Khaled
    Ibrahim, Magdi
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [33] DESIGN A DIRECT DIGITAL SYNTHESIS SYSTEM
    PIKUS, G
    ELECTRONIC DESIGN, 1995, 43 (15) : 85 - &
  • [34] Power-system communications support digital-power growth
    Freeman, D
    EDN, 2005, 50 (11) : 65 - +
  • [35] Low power digital frequency conversion architectures
    Schaumont, P
    Vernalde, S
    Engels, M
    Bolsens, I
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 187 - 197
  • [36] Low Power Digital Frequency Conversion Architectures
    Patrick Schaumont
    Serge Vernalde
    Marc Engels
    Ivo Bolsens
    Journal of VLSI signal processing systems for signal, image and video technology, 1998, 18 : 187 - 197
  • [37] A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator
    Yang, BD
    Kim, LS
    Yu, HK
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 373 - 376
  • [38] A low-power segmented nonlinear DAC-based direct digital frequency synthesizer
    Jiang, JD
    Lee, EKF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1326 - 1330
  • [39] LOW POWER DIGITAL DECIMATION FILTER FOR RF WIRELESS COMMUNICATIONS
    Nerurkar, Shailesh B.
    Abed, Khalid H.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (02) : 239 - 251
  • [40] A Low-Complexity Direct Digital Frequency Synthesizer
    Lai Lin-hui
    Li Xiao-jin
    Lai Zong-sheng
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1645 - 1648
12345