The application of the boundary-scan testing technology based on genetic algorithms

被引:0
|
作者
He, J [1 ]
Zhang, CF [1 ]
Long, YH [1 ]
机构
[1] Zhuzhou Inst Technol, Dept Elect Engn, Hunan 412008, Peoples R China
关键词
boundary scan; genetic algorithm; PCB test;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
dThe boundary-scan testing technology is proposed in this paper. It can optimize the testing vectors globally with the global optimality of genetic algorithms. Firstly the developing course of boundary-scan testing technology is introduced. Through the analysis of architecture and function of system, it indicates that on the premise of maintaining high fault coverage, to search an optimal interconnected testing aggregate, to improve the testing speed and compress the testing vectors is one of the keys of efficient boundary-scan test in engineering application. Secondly the basic concept, operation steps and the realization of global optimality of genetic algorithms are introduced and analyzed. Thirdly, the project of designing testing vectors of boundary-scan test with genetic algorithms is introduced. Through this project the optimal testing vectors can obtained with less complexity and better categoricalness. Finally a testing circuit board has been designed with the testing designing method. The result of the experiment showed the efficiency of this testing algorithm.
引用
收藏
页码:1424 / 1429
页数:6
相关论文
共 50 条
  • [41] BOUNDARY-SCAN IN BOARD MANUFACTURING
    ZIAJA, TA
    SWARTZLANDER, EE
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (2-3): : 263 - 268
  • [42] WORKING WITH BOUNDARY-SCAN TEST
    BISHOP, L
    ELECTRONIC PRODUCTS MAGAZINE, 1993, 35 (10): : 65 - 71
  • [43] Using boundary-scan test
    de Jong, Frans, 1600, (29):
  • [45] Working with boundary-scan test
    Electronic Products (Garden City, New York), 1993, 35 (10):
  • [46] BOUNDARY-SCAN DESIGN FLOW
    COLEMAN, J
    KOSTLAN, D
    COMPUTER DESIGN, 1993, 32 (10): : 73 - &
  • [47] Utilization to HALT of boundary-Scan
    1600, Japan Institute of Electronics Packaging (23): : 588 - 592
  • [48] Boundary-scan test realization based on embedded system
    Cui Wei
    Feng Chang-Jiang
    Mao Zhijun
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 283 - 286
  • [49] TESTING TERMINATED PRINTED-CIRCUIT INTERCONNECTIONS USING BOUNDARY-SCAN
    MILES, JR
    ELECTRONICS LETTERS, 1993, 29 (03) : 294 - 296
  • [50] Use of JTAG Boundary-Scan for Testing Electronic Circuit Boards and Systems
    Van Ngo, Be
    Law, Peter
    Sparks, Anthony
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 596 - 601