共 50 条
- [1] Ultra-low voltage analog integrated circuits for nanoscale CMOS [J]. PROCEEDINGS OF THE 2007 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2007, : 144 - 148
- [2] Ultra-low voltage analog design techniques for nanoscale CMOS technologies [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 9 - 14
- [3] Ultra-Low Voltage CMOS Logic Circuits [J]. PROCEEDINGS OF THE 2014 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2014, : 1 - 7
- [5] An Ultra-Low Power CMOS Subthreshold Voltage Reference [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC), 2012,
- [6] Ultra-low voltage analog integrated circuits [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (06): : 673 - 680
- [7] An ultra-low temperature-coefficient CMOS voltage reference [J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 369 - 372
- [8] An Ultra-Low Voltage CMOS Voltage Controlled Oscillator with Process and Temperature Compensation [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2017, E100C (08): : 675 - 683
- [9] 0.4 V Ultra-Low Voltage Differential CMOS Schmitt Trigger [J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 532 - 536
- [10] A CMOS voltage reference without resistors for ultra-low power applications [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 526 - 529