Parallel Computation Using DSP Slices in FPGA

被引：1

作者：

Unnikrishnan, Supriya K. ^{[1
]}

Madhavan, Sudheesh ^{[2
]}

机构：

[1] Toc H Inst Sci & Technol, ECE Dept, Kochi, Kerala, India

[2] Tecnode Solut Pvt Ltd, Bangalore, Karnataka, India

来源：

INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015) | 2016年 / 24卷

关键词：

FPGA; DSP; Parallel Processing;

D O I：

10.1016/j.protcy.2016.05.064

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The sophistication of applications and hunger for high quality digital data demands increase in the processing power. High performance signal processing is possible only though parallelism. At the same time, flexibility and scalability are the need of the hour due to dynamically changing standards and design up gradation. This paper describes an implementation of the computational framework using the DSP Slices in the FPGA. The customized instructions will provide the computation flexibility whereas specialized DSP macros in FPGA ensure high performance. (C) 2016 The Authors. Published by Elsevier Ltd.

引用

页码：1127 / 1134

页数：8

共 50 条

[41] Parallel Computation of CRC-Code on an FPGA Platform for High Data Throughput
Tran, Dat
Aslam, Shahid
Gorius, Nicolas
Nehmetallah, George
ELECTRONICS, 2021, 10 (07)
[42] A Lean FPGA Soft Processor Built Using a DSP Block
Cheah, Hui Yan
Fahmy, Suhaib A.
Maskell, Douglas L.
Kulkarni, Chidamber
FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 237 - 240
[43] Efficient Multiple Constant Multiplication Using DSP Blocks in FPGA
Mert, Ahmet Can
Azgin, Hasan
Kalali, Ercan
Hamzaoglu, Ilker
2018 28TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2018, : 331 - 334
[44] Square & Cube Computation using Vedic Algorithms in FPGA
Kamaraj, A.
Vidya, B.
Sugapriya, M.
Marichamy, P.
INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2020, 13 (02): : 315 - 322
[45] Parallel acceleration of AES algorithm using FPGA
Lu, LR
Kuang, YH
Yang, QH
Cheng, SL
DCABES 2001 PROCEEDINGS, 2001, : 242 - 245
[46] A Computation of the Ninth Dedekind Number Using FPGA Supercomputing
Van Hirtum, Lennart
De Causmaecker, Patrick
Goemaere, Jens
Kenter, Tobias
Riebler, Heinrich
Lass, Michael
Plessl, Christian
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (03)
[47] Single phase parallel inverter connection using a DSP
Hernandez Gomez, Oscar Mauricio
Sanabria Totaitive, Camilo Andres
PROCEEDINGS OF THE 2016 13TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (CIEP), 2016, : 178 - 183
[48] A new FPGA/DSP-based parallel architecture for real-time image processing
Batlle, J
Martí, J
Ridao, P
Amat, J
REAL-TIME IMAGING, 2002, 8 (05) : 345 - 356
[49] DSP+FPGA技术
汉泽西
孙燕妮
电子技术, 2007, (02) : 18 - 21
[50] PARALLEL COMPUTATION OF RECOUPLING COEFFICIENTS USING TRANSPUTERS
FACK, V
VANDERJEUGT, J
RAO, KS
COMPUTER PHYSICS COMMUNICATIONS, 1992, 71 (03) : 285 - 304

← 1 2 3 4 5 →