Parallel Computation Using DSP Slices in FPGA

被引：1

作者：

Unnikrishnan, Supriya K. ^{[1
]}

Madhavan, Sudheesh ^{[2
]}

机构：

[1] Toc H Inst Sci & Technol, ECE Dept, Kochi, Kerala, India

[2] Tecnode Solut Pvt Ltd, Bangalore, Karnataka, India

来源：

INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015) | 2016年 / 24卷

关键词：

FPGA; DSP; Parallel Processing;

D O I：

10.1016/j.protcy.2016.05.064

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The sophistication of applications and hunger for high quality digital data demands increase in the processing power. High performance signal processing is possible only though parallelism. At the same time, flexibility and scalability are the need of the hour due to dynamically changing standards and design up gradation. This paper describes an implementation of the computational framework using the DSP Slices in the FPGA. The customized instructions will provide the computation flexibility whereas specialized DSP macros in FPGA ensure high performance. (C) 2016 The Authors. Published by Elsevier Ltd.

引用

页码：1127 / 1134

页数：8

共 50 条

[21] Parallel RX algorithm implementation based on the FPGA and multi-DSP system
Zhao, B. (zbw8200980@163.com), 1600, Science Press (41):
[22] Basic Operations And Structure Of An FPGA Accelerator For Parallel Bit Pattern Computation
Dietz, Henry
Eberhart, Paul
Rule, Ashley
2021 INTERNATIONAL CONFERENCE ON REBOOTING COMPUTING (ICRC 2021), 2021, : 129 - 133
[23] FPGA architecture for fast parallel computation of co-occurrence matrices
Iakovidis, D. K.
Maroulis, D. E.
Bariamis, D. G.
MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (02) : 160 - 165
[24] Study of a Parallel Algorithm on Pipelined Computation of the Finite Difference Schemes on FPGA
Wang, Wenshi
Huang, Zhangqin
Zhang, Shuo
2017 IEEE 8TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (UEMCON), 2017, : 535 - 539
[25] Fast computation of time-frequency distributions using a parallel DSP-based system for signal analysis
García-Nocetti, FF
Gonzalez, JS
Acosta, ER
Hernandez, EM
NEW TECHNOLOGIES FOR COMPUTER CONTROL 2001, 2002, : 201 - 206
[26] Efficient Implementation of Complex Multipliers on FPGAs Using DSP Slices
Paz, Pedro
Garrido, Mario
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2023, 95 (04): : 543 - 550
[27] Neural Network Overlay Using FPGA DSP Blocks
Ioannou, Lenos
Fahmy, Suhaib A.
2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 252 - 253
[28] An alternative approach to using an FPGA to implement DSP algorithms
Hou, JJ
Lou, SQ
2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 623 - 626
[29] CRC Based Hashing in FPGA Using DSP Blocks
Zavodnik, Tomas
Kekely, Lukas
Pus, Viktor
PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 179 - 182
[30] Throughput Oriented FPGA Overlays Using DSP Blocks
Jain, Abhishek Kumar
Maskell, Douglas L.
Fahmy, Suhaib A.
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1628 - 1633

← 1 2 3 4 5 →