Parallel Computation Using DSP Slices in FPGA

被引：1
|
作者：
Unnikrishnan, Supriya K. [1 ]
Madhavan, Sudheesh [2 ]
机构：
[1] Toc H Inst Sci & Technol, ECE Dept, Kochi, Kerala, India
[2] Tecnode Solut Pvt Ltd, Bangalore, Karnataka, India
来源：
INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015) | 2016年 / 24卷
关键词：
FPGA; DSP; Parallel Processing;
D O I：
10.1016/j.protcy.2016.05.064
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
The sophistication of applications and hunger for high quality digital data demands increase in the processing power. High performance signal processing is possible only though parallelism. At the same time, flexibility and scalability are the need of the hour due to dynamically changing standards and design up gradation. This paper describes an implementation of the computational framework using the DSP Slices in the FPGA. The customized instructions will provide the computation flexibility whereas specialized DSP macros in FPGA ensure high performance. (C) 2016 The Authors. Published by Elsevier Ltd.
引用
收藏
页码：1127 / 1134
页数：8
相关论文
共 50 条
  • [1] Template Matching using DSP slices on the FPGA
    Hashimoto, Kaoru
    Ito, Yasuaki
    Nakano, Koji
    2013 FIRST INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2013, : 338 - 344
  • [2] Parallel processing for a DSP application using FPGA
    Thirer, Nonel
    Souhami, Avirarn
    2006 IEEE 24TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL, 2006, : 393 - +
  • [3] ITERATIVE FLOATING POINT COMPUTATION USING FPGA DSP BLOCKS
    Brosser, Fredrik
    Cheah, Hui Yan
    Fahmy, Suhaib A.
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [4] Efficient implementations of Bloom filter using block RAMs and DSP slices on the FPGA
    Wada, Takuma
    Matsumura, Naoki
    Yasudo, Ryota
    Nakano, Koji
    Ito, Yasuaki
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (12):
  • [5] Generalized Parallel CRC Computation on FPGA
    Kennedy, Christopher E.
    Mozaffari-Kermani, Mehran
    2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 107 - 113
  • [6] Model Predictive Combustion Control Implementation Using Parallel Computation on an FPGA
    Fussey, Peter
    Limebeer, David
    SAE INTERNATIONAL JOURNAL OF ENGINES, 2016, 9 (02) : 1163 - 1169
  • [7] Parallel computation of CRC-code on an FPGA
    Dat Tran
    Gorius, Nicolas
    Aslam, Shahid
    Nehmetallah, George
    SENSORS AND SYSTEMS FOR SPACE APPLICATIONS XIV, 2021, 11755
  • [8] An Efficient Implementation of the Gradient-based Hough Transform using DSP slices and block RAMs on the FPGA
    Zhou, Xin
    Ito, Yasuaki
    Nakano, Koji
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL PARALLEL & DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2014, : 763 - 771
  • [9] A Synthesizable Temperature Sensor on FPGA Using DSP-Slices for Reduced Calibration Overhead and Improved Stability
    Bartels, Christopher
    Zhang, Chao
    Paya-Vaya, Guillermo
    Blume, Holger
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2015, 2015, 9017 : 161 - 172
  • [10] Word-parallel CRC computation on VLIW DSP
    Hubaux, D
    Legat, JD
    ELECTRONICS LETTERS, 2002, 38 (02) : 64 - 65
12345