Higher order Σ-Δ modulation encoding for design of multiplierless FIR filters

被引：3
|
作者：
Chen, CL [1 ]
Willson, AN [1 ]
机构：
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
来源：
ELECTRONICS LETTERS | 1998年 / 34卷 / 24期
关键词：
D O I：
10.1049/el:19981617
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A technique is presented for the design of mulliplierless FIR filters with canonical signed digit (CSD) coefficients based on higher-order Sigma-Delta modulation with a CSD quantiser (Sigma-Delta-CSD). The proposed algorithm requires little computational resources and is capable of designing more types of filters and providing better performance than the previously proposed first-order method.
引用
收藏
页码：2298 / 2300
页数：3
相关论文
共 50 条
  • [41] Efficient Design and Implementation of Multiplierless FIR Filter
    Dangra, Komal H.
    Gawande, G. S.
    2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2016,
  • [42] IMPLEMENTATION OF PROGRAMMABLE MULTIPLIERLESS FIR FILTERS WITH POWERS-OF-2 COEFFICIENTS
    OH, WJ
    LEE, YH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (08): : 553 - 556
  • [43] DESIGN OF SAW FIR FILTERS FOR QUADRATURE BINARY MODULATION SYSTEMS
    VIGIL, AJ
    MALOCHA, DC
    BELKERDID, MA
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 1993, 40 (05) : 504 - 511
  • [44] DESIGN TECHNIQUE FOR HARDWARE REDUCTION IN DELTA MODULATION FIR FILTERS
    HORIANOPOULOS, S
    ANASTASSOPOULOS, V
    DELIYANNIS, T
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (01) : 93 - 106
  • [45] Some observations leading to multiplierless implementation of linear phase FIR filters
    Bhattacharya, M
    Saramäki, T
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 517 - 520
  • [46] A method for synthesizing multiplierless FIR digital filters with narrow transition widths
    Chen, CK
    SIGNAL PROCESSING, 1997, 62 (03) : 351 - 360
  • [47] A design flow for multiplierless linear-phase FIR filters: From system specification to Verilog code
    Jheng, KY
    Jou, SJ
    Wu, AY
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 293 - 296
  • [48] Multiplierless FIR filters based on cyclotomic and interpolated second-order polynomials with powers-of-two coefficients
    Oh, HJ
    Lee, YH
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1449 - 1452
  • [49] MULTIPLIERLESS STRUCTURE FOR MAXIMALLY FLAT LINEAR-PHASE FIR FILTERS
    SAMADI, S
    COOKLEV, T
    NISHIHARA, A
    FUJII, N
    ELECTRONICS LETTERS, 1993, 29 (02) : 184 - 185
  • [50] Investigation on Power Consumption of Product Accumulation Block For Multiplierless FIR Filters
    Lou, Xin
    Ye, Wenbin
    Yu, Ya Jun
    2017 22ND INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2017,
12345