Higher order Σ-Δ modulation encoding for design of multiplierless FIR filters

被引：3

作者：

Chen, CL ^{[1
]}

Willson, AN ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA

来源：

ELECTRONICS LETTERS | 1998年 / 34卷 / 24期

关键词：

D O I：

10.1049/el:19981617

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A technique is presented for the design of mulliplierless FIR filters with canonical signed digit (CSD) coefficients based on higher-order Sigma-Delta modulation with a CSD quantiser (Sigma-Delta-CSD). The proposed algorithm requires little computational resources and is capable of designing more types of filters and providing better performance than the previously proposed first-order method.

引用

页码：2298 / 2300

页数：3

共 50 条

[21] A Design Technique for Two-Dimensional Multiplierless FIR Filters for Video Applications
Banzato, Luca
Benvenuto, Nevio
Cortelazzo, Guido Maria
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (03) : 273 - +
[22] Design of multiplierless programmable linear phase narrowband-bandpass FIR filters
Sivaramakrishnan, K
Linscott, IR
Tyler, GL
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 493 - 496
[23] Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits
Yingbo Hu
Keshab K. Parhi
Journal of Signal Processing Systems, 2013, 70 : 259 - 274
[24] A modified micro-genetic algorithm for the design of multiplierless digital FIR filters
Cen, L
Lian, Y
TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A52 - A55
[25] Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm
Ye, Wen Bin
Yu, Ya Jun
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 45 - 48
[26] Single-Stage and Cascade Design of High Order Multiplierless Linear Phase FIR Filters Using Genetic Algorithm
Ye, Wen Bin
Yu, Ya Jun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (11) : 2987 - 2997
[27] On a multiplierless fir decenution filter design
Dolecek, Gordana Jovanovic
Nagrale, Naina Rao
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 967 - 970
[28] THE DESIGN OF MULTIPLIERLESS FIR FILTERS FOR COMPENSATING D/A CONVERTER FREQUENCY-RESPONSE DISTORTION
SAMUELI, H
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (08): : 1064 - 1066
[29] Design of multiplierless minimum-phase FIR filters using palindromic polynomials and sharpening
Jovanovic Dolecek, G.
Salguero Luna, S. A.
8TH INTERNATIONAL CONFERENCE ON MATHEMATICAL MODELING IN PHYSICAL SCIENCE, 2019, 1391
[30] Multiplierless implementation of 2-D FIR filters
Yurdakul, A
INTEGRATION-THE VLSI JOURNAL, 2005, 38 (04) : 597 - 613

← 1 2 3 4 5 →